Unlock instant, AI-driven research and patent intelligence for your innovation.

Technique method of manufacturing bottom thick grate oxide layer groove metal oxide semiconductor (MOS)

A technology of gate oxide layer and process method, which is applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve device performance difficulties, inaccurate relative position control between epitaxy and trench, and difficulty in forming a thick gate oxide layer at the bottom and other issues, to achieve the effect of easy formation and control, optimization of breakdown voltage and on-state resistance

Active Publication Date: 2015-06-03
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Existing processes form trenches by etching, but this method makes formation of bottom thick gate oxide difficult
Moreover, the existing process generally only has one layer of epitaxy on heavy doping. When two layers of epitaxy are required, the relative position control of the epitaxy and the trench in the prior art process is not accurate enough, so that the optimization of epitaxy doping and device Performance work is more difficult

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Technique method of manufacturing bottom thick grate oxide layer groove metal oxide semiconductor (MOS)
  • Technique method of manufacturing bottom thick grate oxide layer groove metal oxide semiconductor (MOS)
  • Technique method of manufacturing bottom thick grate oxide layer groove metal oxide semiconductor (MOS)

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] The present invention manufactures the process method of bottom thick gate oxide layer trench MOS, comprises the following steps:

[0020] first step, such as figure 1 As shown, the epitaxial layer is grown on the heavily doped silicon substrate to form the first lightly doped epitaxial layer; the concentration of the heavily doped body is 10 18 / cm 3 above;

[0021] The second step, such as figure 1 As shown, silicon dioxide is grown on the first lightly doped epitaxial layer, and its thickness is equal to or greater than the depth of the trench to be formed subsequently;

[0022] The third step, such as figure 2 As shown, the photolithography process is used to apply glue and photolithography on the silicon dioxide to form a photoresist pattern;

[0023] The fourth step, such as image 3 As shown, etching, the silicon dioxide that is not blocked by the photoresist is etched away, exposing the first lightly doped epitaxial layer other than the photoresist; the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a technique method of manufacturing a bottom thick grate oxide layer groove metal oxide semiconductor (MOS). The technique method of manufacturing the bottom thick grate oxide layer groove MOS comprises the following steps. The first step is that an epitaxial layer grows on a heavily-doped silicon substrate, and a first lightly-doped epitaxial layer is formed; the second step is that silicon dioxide grows on the first lightly-doped epitaxial layer; the third step is that a photoresist pattern is formed; the fourth step that the silicon dioxide which is unblocked by photoresist is etched cleanly, so that the first lightly-doped epitaxial layer except the photoresist is exposed, and then the photoresist is eliminated; the fifth step is that a second epitaxial layer grows selectively; the sixth step is the silicon dioxide is etched backward to required thickness through wet process or dry process etching technology, and a groove and a thick grate oxide layer at the bottom of the groove are formed. According to the technique method of manufacturing the bottom thick grate oxide layer groove MOS, selectively epitaxial growth is adopted to form the groove, the oxide layer inside the groove is etched backward to the required thickness so as to serve as the thick grate oxide layer at the bottom of the groove. According to the technique method of manufacturing the bottom thick grate oxide layer groove MOS, the structure of the bottom thick grate oxide layer groove MOS is enabled to be easily formed and controlled.

Description

technical field [0001] The invention relates to a manufacturing method of a semiconductor device, in particular to a process method for manufacturing trench MOS with a thick gate oxide layer at the bottom. Background technique [0002] The bottom thick gate oxide layer (500-10000 angstroms thick) MOS (metal oxide semiconductor) can greatly reduce the capacitance between the gate and drain of the device. Existing processes form trenches by etching, but this method makes formation of a thick bottom gate oxide difficult. Moreover, the existing process generally only has one layer of epitaxy on heavy doping. When two layers of epitaxy are required, the relative position control of the epitaxy and the trench in the prior art process is not accurate enough, so that the optimization of epitaxy doping and device Performance work is more difficult. Contents of the invention [0003] The technical problem to be solved by the present invention is to provide a process method for mak...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336
Inventor 金勤海沈浩峰袁秉荣
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP