Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Testing method of single bus chip

A test method and single-bus technology, applied in the direction of electronic circuit testing, etc., can solve the problems of inconvenient test operation, unsuccessful test, confusion of two pins, etc., and achieve the effect of improving test efficiency

Active Publication Date: 2013-07-10
ZHUHAI TIANWEI TECH DEV CO LTD
View PDF8 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] However, the single-bus chip has strict requirements on the connection of the pins and the input and output signals of the pins. Once the connection between the ground pin GND and the data pin DAT is wrong, for example, the data pin DAT is connected to the ground pin of the microcontroller 10. Connect the ground pin GND to the pin GPIO of the single-chip microcomputer 10, and the chip 11 will not work
However, since many single-bus chips do not clearly mark the ground pin GND and the data pin DAT on the appearance, it is easy to confuse the two pins during the test, that is, to connect the two pins in reverse, resulting in the test unsuccessful
At this time, it is necessary to reversely connect the connecting wires of the two pins to perform the test, which brings great inconvenience to the test operation and also leads to low test efficiency.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Testing method of single bus chip
  • Testing method of single bus chip
  • Testing method of single bus chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] The present invention uses a test host to test a single-bus chip. The test host used in this embodiment is a single-chip microcomputer. Of course, a programmable device such as a field programmable gate array (FPGA) can also be used as a test host. The tested chip in this embodiment is a DS2432 chip produced by Dallas Company, which has two pins, namely a ground pin GND and a data pin DAT.

[0019] When testing, first connect the MCU to the chip, and the electrical schematic diagram of the connection between the MCU and the chip is as follows: figure 2 shown.

[0020] When connecting, first connect the power supply pin of the single-chip microcomputer 20 to the DC power supply VCC, ground the ground pin GND, and then connect the two pins of the chip 21 to be tested to the two pins of the single-chip microcomputer 20 . Since the two pins of chip 21 are not clearly identified, after connection, the following two connection situations may occur:

[0021] 1. The first pi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a testing method of a single bus chip. The testing method includes the following steps; a first pin of a testing host machine is connected to a first base pin of the chip, a second pin of the testing host machine is connected to a second base pin of the chip, one of the first base pin and the second base pin is a data base pin, and the other is a grounding base pin; the first pin is arranged as a data output pin and outputs grounding signals, and the second pin is arranged as a data input pin; after the chip is powered on, the testing host machine reads the signals input by the second pin and judges whether the read signals are low level signals or not, if the read signals are the low level signals, the first pin is arrranged as the data input pin, the second pin is set as the data output pin, outputs the grounding signals, and communication with the chip is carried out by the first pin; and if the read signals are not the low level signals, the communication with the chip is carried out by the second pin. According to the testing method, the testing host machine can identify the base pins of the chip automatically, set the working modes of the pins according to the conditions of the base pins and improve testing efficiency.

Description

technical field [0001] The invention relates to the field of chip testing, in particular to a testing method for a single-bus chip. Background technique [0002] Existing imaging devices, such as inkjet printers or laser printers, are equipped with consumable containers, such as ink cartridges or toner cartridges, which are detachably installed in the imaging devices to accommodate printing consumables, such as ink or toner. Most of the existing consumable containers are equipped with chips, and the imaging device is also provided with a circuit board, and the circuit board is provided with a controller, and the controller communicates with the consumable container. The communication between the controller and the chip is through a single bus, so most consumable chips are also equipped with a single bus chip, such as the chip produced by Dallas Company. [0003] Since the consumable chip needs to store data related to the imaging device and the consumable container, after t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/28
Inventor 张晓徽
Owner ZHUHAI TIANWEI TECH DEV CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products