Unlock instant, AI-driven research and patent intelligence for your innovation.

Method of forming semiconductor device and method of forming mos transistor

A MOS transistor and semiconductor technology, which is applied in the direction of semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problem of insufficient stability of MOS transistor performance, achieve the effect of improving stability and avoiding influence

Active Publication Date: 2016-11-23
SEMICON MFG INT (SHANGHAI) CORP
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] However, the performance of MOS transistors formed by the prior art is not stable enough

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of forming semiconductor device and method of forming mos transistor
  • Method of forming semiconductor device and method of forming mos transistor
  • Method of forming semiconductor device and method of forming mos transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] As mentioned in the background section, the performance of MOS transistors formed in the prior art is not stable enough.

[0015] After research by the inventors, it was found that the performance of MOS transistors in the prior art is not stable enough, because when the metal silicide layer on the surface of the heavily doped region of the MOS transistor is formed, the metal silicide will be formed on the dummy gate not covered by the mask layer. The top of the structure is piled up. After removing the mask layer on the top of the dummy gate structure, part of the dummy gate is still covered by metal silicide, which is not conducive to the removal of the dummy gate and the formation of the gate, resulting in poor morphology of the formed gate. The performance of the formed MOS transistor is not stable.

[0016] In view of the above problems, the inventor has proposed a method for forming a semiconductor device. After forming a dummy gate whose top and sidewalls are cov...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A formation method of a semiconductor device and a formation method of an MOS transistor are provided. The formation method of the semiconductor device includes the following steps that: a substrate is provided, a dummy gate is formed on the substrate, and the top wall and side walls of the dummy gate are covered with mask layers; and ion implantation is performed on the surface of the substrate and the surface of the mask layer at the top of the dummy gate, such that an ion implantation layer can be formed; the mask layers on the side walls of the dummy gate are removed; and the ion implanted layer is removed. The semiconductor device and the MOS transistor formed through adopting the methods provided by the invention are advantageous in stable performance.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a method for forming a semiconductor device and a method for forming a MOS transistor. Background technique [0002] In the existing manufacturing process of semiconductor devices, since stress can change the energy gap and carrier mobility of silicon materials, it has become an increasingly common means to improve the performance of MOS transistors through stress. Specifically, by properly controlling the stress, the mobility of carriers (electrons in NMOS transistors and holes in PMOS transistors) can be increased, thereby increasing the driving current, thereby greatly improving the performance of MOS transistors. [0003] At present, an embedded silicon germanium (Embedded SiGe) technology is adopted, that is, a silicon germanium layer is first formed in a region where a heavily doped region needs to be formed, and then doped to form a heavily doped region...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/265H01L21/336
CPCH01L21/265H01L29/66545H01L29/66636
Inventor 刘佳磊
Owner SEMICON MFG INT (SHANGHAI) CORP