High-speed serial-parallel conversion circuit based on FPGA

Abstract

The invention discloses a high-speed serial-parallel conversion circuit based on an FPGA. Under a low-speed clock, high-speed serial digital signals pass through a multi-level delaying tapping device and a multi-level receiving storage based on the FPGA and then are collected in one cycle, and multi-bit digital signals are output in parallel. The high-speed serial-parallel conversion circuit is achieved through the FPGA, serial-parallel conversion processing on the high-speed digital signals can be completed through a low-speed digital circuit, system cost is lowered, circuit designing is simplified, and high cost performance is achieved.

Description

technical field [0001] The invention belongs to a signal serial-to-parallel conversion circuit, in particular to an FPGA-based high-speed digital signal serial-to-parallel conversion circuit. Background technique [0002] Digital signal serial-to-parallel conversion circuits are an important part of electronic information and communication applications, and are widely used in many fields such as national defense, aerospace, and remote sensing. Usually, the serial-to-parallel conversion chips used in various fields, such as 74hc595, 74hc166, etc., have a fixed structure and a relatively single variety, which limits their application range. [0003] In the prior art, if the serial-to-parallel conversion circuit is built independently, there are often disadvantages such as inflexible design, high cost, and complicated implementation. Contents of the invention [0004] The purpose of the present invention is to propose a method for serial-to-parallel conversion of high-speed ...

AI Technical Summary

Problems solved by technology

Usually the serial-to-parallel conversion chips used in various fields, such as 74hc595, 74hc166, etc., are limited in their application range due to their fixed structure and single variety.

[0003] In the prior art, if the serial-to-parallel conversion circuit is built independently, there are often disadvantages such as inflexible design, high cost, and complicated implementation.

Images