Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Clock Data Recovery Circuit

A clock data recovery and clock recovery technology, applied in electrical components, digital transmission systems, transmission systems, etc., can solve the problems of large delay in the clock data recovery circuit system, low tolerance of the frequency difference between the transmitter and receiver, etc. System delay, improved inherent noise, effect of high transmission rate

Active Publication Date: 2016-05-25
ETOWNIP MICROELECTRONICS BEIJING CO LTD
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, since the clock recovery module is implemented after the conversion module, the system delay of the entire clock data recovery circuit is relatively large, which affects the inherent noise of the transmitting end, jitter and noise in the data, non-ideal factors of the transmission path, and the transmission and receiving end. Relatively low tolerance for many adverse factors such as frequency differences

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Clock Data Recovery Circuit
  • Clock Data Recovery Circuit
  • Clock Data Recovery Circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings. Obviously, the described embodiments are only some embodiments of the present invention, rather than all embodiments . Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0019] Below to figure 2 The clock data recovery circuit provided by the embodiment of the present invention will be described in detail as an example. Such as figure 2 As shown, it is a schematic structural diagram of a clock data recovery circuit provided by an embodiment of the present invention.

[0020] The clock data recovery circuit includes: a sampling module 210 , a clock recovery module 220 and a conversion module 230 .

[0...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a clock data recovery circuit which comprises a sampling module and a clock recovery module. The sampling module comprises a sampling control unit and a plurality of sampling units. The sampling units are used for sampling serial data to obtain sampling data. The sampling control unit is used for controlling the sampling units to sample the serial data in sequence, and after all the serial data are sampled by the sampling units, the sampling units are controlled to simultaneously send the sampling data to the clock recovery module. The clock recovery module is used for recovering a clock according to the received sampling data.

Description

technical field [0001] The invention relates to a clock data recovery circuit. Background technique [0002] Currently, in serial communication systems, the clock data recovery circuit (CDR) plays a key role in the receiver. Clock recovery modules in clock data recovery circuits often work at extremely high rates. In implementation, in order to enable the clock data recovery circuit to achieve a high transmission rate, the clock data recovery module is usually placed after the conversion module for serial-to-parallel conversion. Such as figure 1 As shown, it is a schematic structural diagram of a clock data recovery circuit capable of achieving a high transmission rate in the prior art. The sampling module 110 sends the sampled serial data to the conversion module 130, and after the conversion module 130 serially converts the serial data with a high transmission rate into parallel, the data transmission rate will decrease accordingly, then the converted parallel data The...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04B1/16H04L7/00
Inventor 王军宁
Owner ETOWNIP MICROELECTRONICS BEIJING CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com