Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Anti-single event upset and anti-single event transient settable reset scanning structure D trigger

A single-event transient and anti-single-event technology, which is applied in the direction of pulse generation, electrical components, and electric pulse generation, can solve the problems of anti-single-event flipping ability and anti-single-event transient.

Active Publication Date: 2014-05-28
NAT UNIV OF DEFENSE TECH
View PDF5 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0011] The technical problem to be solved by the present invention is to propose an anti-single event reversal and single event Transient settable and resettable scan structure D flip-flops

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Anti-single event upset and anti-single event transient settable reset scanning structure D trigger
  • Anti-single event upset and anti-single event transient settable reset scanning structure D trigger
  • Anti-single event upset and anti-single event transient settable reset scanning structure D trigger

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] image 3 It is a schematic diagram of the logic structure of the anti-single-event upset and single-event transient settable and resettable scanning structure D flip-flop of the present invention. The present invention consists of a clock circuit (such as Figure 4 shown), snubber circuits (such as Figure 5 shown), scan control buffer circuit (such as Figure 6 shown), set buffer circuits (such as Figure 7 shown), reset snubber circuit (as Figure 8 shown), the master latch (as Figure 9 shown), slave latches (as Figure 10 shown) and the output buffer circuit (as Figure 11shown) composition. The anti-single-event reversal and anti-single-event transient settable and resettable D flip-flop of the invention has six input terminals and one output terminal. The six input terminals are clock signal input terminal CK, data signal input terminal D, scanning control signal input terminal SE, scanning data input terminal SI, set signal input terminal SN and reset sig...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an anti-single event upset and anti-single event transient settable reset scanning structure D trigger, for the purpose of solving the problems of not high anti-single event upset capability and not high anti-single event transient capability. The settable reset scanning structure D trigger provided by the invention is composed of a buffer circuit, a scanning control buffer circuit, a setting buffer circuit, a reset buffer circuit, a clock circuit, a master latch register, a slave latch register and an output buffer circuit. The master latch register and the slave latch register are latch registers with redundancy reinforcement. The master latch register and the slave latch register are connected in series and are both connected with the clock circuit, the setting buffer circuit and the rest buffer circuit. The master latch register is also connected with the buffer circuit and the scanning control buffer circuit. The slave latch register is also connected with the output buffer circuit. According to the invention, mutually redundant C<2>MOS circuits are separated from the master latch register and the slave latch register so that the anti-single event upset capability is improved. The buffer circuit enables no errors to be generated under a single event transient pulse which lasts for quite a long time. A dual-mode redundancy pathway further enhances the anti-single event upset capability.

Description

technical field [0001] The present invention relates to a master-slave D flip-flop with a set and reset structure and a scan structure, in particular to an anti-single event upset (Single Event Upset, SEU) and anti-single event transient (Single Event Transient, SET) Set and reset scan structure D flip flops. Background technique [0002] There are a large number of high-energy particles (protons, electrons, heavy ions, etc.) in the universe. After the sequential circuit in the integrated circuit is bombarded by these high-energy particles, the state it maintains may be reversed. This effect is called the single event reversal effect. The higher the LET (Linear Energy Transfer) value of the bombardment IC, the easier it is to produce single event upset effects. After the combined circuit in the integrated circuit is bombarded by these high-energy particles, it is possible to generate a transient electric pulse. This effect is called the single event transient effect. The hi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03K3/3562
Inventor 郭阳许文涛梁斌刘宗林陈书明胡春媚池雅庆孙永节陈建军李振涛杨茂森
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products