Array substrate, manufacturing method thereof and display device

A technology of an array substrate and a manufacturing method, applied in the display field, can solve problems such as poor fog, affecting product quality, Ioff, etc., and achieve the effects of avoiding pollution, avoiding deterioration of TFT characteristics, and improving product quality

Inactive Publication Date: 2014-07-16
BOE TECH GRP CO LTD +1
View PDF5 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But H 2 Plasma will cause the ITO of the first transparent electrode to be reduced, resulting in foggy defects
Therefore, in the existing H-ADS display mode TFT array substrat

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Array substrate, manufacturing method thereof and display device
  • Array substrate, manufacturing method thereof and display device
  • Array substrate, manufacturing method thereof and display device

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0051] The specific embodiments of the present invention will be described in further detail below in conjunction with the drawings and embodiments. The following examples are used to illustrate the present invention, but not to limit the scope of the present invention.

[0052] Such as Figure 2a~2g As shown, the manufacturing method of the array substrate of this embodiment includes the following steps:

[0053] Step one, such as Figure 2a As shown, a pattern including a gate line (not shown in the figure) gate 220, a common electrode line 230, and a gate insulating layer 240 is formed on the base substrate 210 (the gate 220, the gate line and the common electrode line 230 are at the same time). Formed in the patterning process, only one mask is required). The gate insulating layer 240 is formed on the gate line, the gate 220 and the common electrode 230. The specific process flow and the formed pattern structure of this step are basically the same as those in the prior art, ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to the technical field of displaying, and discloses a manufacturing method of an array substrate. The manufacturing method comprises the steps that a pattern comprising a grid electrode, a grid line, a common electrode line and a grid insulating layer is formed on a substrate body; a pattern comprising a data line, a source electrode, a drain electrode and an active layer is formed; a pattern comprising an insulating spacer layer is formed on the pattern comprising the source electrode, the drain electrode and the active layer; a pattern comprising a first transparent electrode is formed on the insulating spacer layer; a pattern comprising a passivation layer is formed on the first transparent electrode; a pattern comprising a second transparent electrode is formed on the passivation layer. The invention further discloses the array substrate and a display device. The pollution to a TFT channel due to the ITO technology can be effectively avoided.

Description

technical field [0001] The present invention relates to the field of display technology, in particular to an array substrate, a manufacturing method thereof, and a display device. Background technique [0002] Currently, the Advanced Super Dimension Switch (ADS) display mode has been widely developed due to its superior display quality, and has become an important technical standard in the global industry. Among them, the H-ADS (High Aperture Ratio ADS) mode is one of the most advanced processes. [0003] The existing H-ADS display mode thin film transistor (TFT) array substrate preparation process flow is as follows: Figure 1a and 1b As shown: forming a gate 120, a gate line (not shown in the figure) and a common electrode line 130 (1 mask) on a base substrate 110; forming a gate insulating layer 140; forming an active layer 150; forming a data line ( not shown in the figure), source 161 and drain 162 (1 mask); form first transparent electrode 170 (1 mask); form passivat...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L21/77H01L27/12
CPCH01L27/124H01L27/1259H01L27/1288H01L27/1248H01L27/127
Inventor 白金超丁向前刘耀李梁梁郭总杰
Owner BOE TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap