Unlock instant, AI-driven research and patent intelligence for your innovation.

Fin field effect transistor and method of forming the same

A fin field effect and transistor technology, which is applied in the fields of semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problems of complex formation process of fin field effect transistors, so as to save manufacturing costs, simplify manufacturing processes, and save The effect of the process steps

Active Publication Date: 2017-07-14
SEMICON MFG INT (SHANGHAI) CORP
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0009] The formation process of the existing fin field effect transistor is relatively complicated

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fin field effect transistor and method of forming the same
  • Fin field effect transistor and method of forming the same
  • Fin field effect transistor and method of forming the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0038] In the manufacturing process of the existing fin field effect transistor, when forming the embedded source / drain region and the metal plug, it is necessary to form the first mask layer and the second mask layer respectively, and correspondingly two patterning processes are required , the formation process steps are more complicated.

[0039] For this reason, the inventor of the present invention proposes a kind of forming method of Fin Field Effect Transistor, forms patterned mask layer on dielectric layer, then etches dielectric layer with patterned mask layer mask, on dielectric layer In the first opening, then use the patterned mask layer as a mask to etch the exposed fins between adjacent gate structures along the first opening to form a groove, and then fill the groove with stress material to form a shared In the source / drain region, the first opening is filled with the first metal to form a metal plug. When forming the first opening and the groove, it is only nec...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a finned field effect transistor and a manufacturing method thereof. The manufacturing method of the finned field effect transistor comprises the steps as follows: a semiconductor substrate is provided, wherein a projecting fin part is arranged on the semiconductor substrate, a plurality of discrete gate structures are arranged on the sidewalls and the top surface of the fin part, and sidewalls are formed on the surfaces of the sidewalls of the gate structures; a dielectric layer for covering the fin part, the gate structures, the sidewalls and the semiconductor substrate is formed, wherein the surface of the dielectric layer is higher than the top surface of each gate structure; a patterned mask layer is formed on the dielectric layer; the dielectric layer is etched to form first openings which exposes the surface of the fin part and the sidewall surfaces between the adjacent gate structures; the fin part exposed between the adjacent gate structures are etched along the first openings so that a groove is formed in the fin part; the groove is full of a stress material so that a shared source / drain region can be formed; the first openings are full of a first metal and a metal bolt is formed on the shared source / drain region. The process steps of the method are reduced.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a fin field effect transistor and a forming method thereof. Background technique [0002] MOS transistors generate switching signals by regulating the current through the channel region by applying a voltage to the gate. However, when the semiconductor technology enters the node below 45 nanometers, the control ability of the traditional planar MOS transistor on the channel current becomes weak, causing serious leakage current. Fin Field Effect Transistor (Fin FET) is an emerging multi-gate device, which generally includes a semiconductor fin with a high aspect ratio, a gate structure covering part of the top and side walls of the fin, and a gate structure located on the gate Source and drain regions in the fins on both sides of the pole structure. [0003] Figure 1 to Figure 5 It is a structural schematic diagram of the formation process of the existing fin field ef...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336H01L29/78
CPCH01L29/66795H01L29/785
Inventor 三重野文健
Owner SEMICON MFG INT (SHANGHAI) CORP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More