Method for using interaction of server motherboard BMC and CPLD for rapid diagnosis of motherboard timing

A rapid diagnosis and server technology, applied in the detection of faulty computer hardware, functional testing, etc., can solve problems such as time-consuming, labor-intensive, and ineffective

Inactive Publication Date: 2015-02-25
LANGCHAO ELECTRONIC INFORMATION IND CO LTD
View PDF5 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

It's time-consuming and labor-in...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for using interaction of server motherboard BMC and CPLD for rapid diagnosis of motherboard timing

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017] In order to describe the implementation process of the present invention more clearly, with the above figure 1 The interactive topology diagram is used for narrative explanation. The left side of the picture is the management unit BMC on the server motherboard, and the right side is the CPLD (FPGA) on the motherboard that controls timing.

[0018] 1) On the mainboard of the server, the current time is when the mainboard is in STBY state (power on but not on), BMC and CPLD (FPGA) are both in working state; but there is no communication between the two. After starting up, the timing of the motherboard is under the control of CPLD (FPGA), and it starts up according to the predetermined timing; except for the necessary timing interaction, there is no communication between the two. Therefore, to use BMC and CPLD (FPGA) to judge whether the timing is normal, there are two necessary conditions

[0019] a), BMC and CPLD (FPGA) need a communication bus;

[0020] b) The STBY s...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a method for using interaction of a server motherboard BMC (baseboard management controller) and CPLD (complex programmable logic device) for rapid diagnosis of motherboard timing and relates to the field of server equipment. Through the use of the characteristics of customizable pins and internal registers of CPLD (FPGA-field programmable gate array), a communication bus is externally added on an existing motherboard CPLD (FPGA) to be used for communicating with BMC, and CPLD (FPGA) is internally added to record a timing state of the motherboard. Monitor and record of the timing state of the motherboard are realized with no motherboard hardware to be added.

Description

technical field [0001] The invention relates to the field of server equipment, in particular to a method for quickly diagnosing the sequence of the main board by using the BMC and CPLD of the main board of the server. Background technique [0002] The complexity of the current server motherboard circuits is gradually increasing, and the timing of the motherboard is becoming more and more complicated. Therefore, it is particularly important to quickly diagnose timing problems. However, at present, when a timing problem occurs on the motherboard, engineers must use an oscilloscope to perform sequential measurements according to the timing diagram of the motherboard to find the root cause of the problem. This method is time-consuming and laborious. [0003] The timing of the server motherboard is basically controlled by CPLD (FPGA). Once the motherboard has a timing problem during startup, operation or shutdown, it will be a very difficult problem for engineers and customer se...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/26
Inventor 廖明超
Owner LANGCHAO ELECTRONIC INFORMATION IND CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap