Bit stream readback-based FPGA (field programmable gate array) testing platform

A test system and test program technology, applied in the direction of measuring electricity, measuring devices, measuring electrical variables, etc., can solve the problems of slow speed, limited IO number of FPGA chips, increasing the difficulty of FPGA test circuit design and the number of tests, etc.

Inactive Publication Date: 2017-03-29
张洪
View PDF0 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although this method avoids the disadvantage of needing to embed BIST circuits in the BIST-based method to occupy the internal resources of the FPGA, the speed is slow because the input or output of boundary scan data is seri...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Bit stream readback-based FPGA (field programmable gate array) testing platform
  • Bit stream readback-based FPGA (field programmable gate array) testing platform
  • Bit stream readback-based FPGA (field programmable gate array) testing platform

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] The present invention will be described in detail below in conjunction with the accompanying drawings.

[0015] figure 1 Shown is the FPGA test system architecture diagram. The software part runs in the PC, and the data exchange is completed through the JTAG download cable connected between the USB interface of the PC and the JTAG interface of the FPGA. Therefore, only a JTAG download cable and a PC are needed on the hardware of the FPGA test system for the PC version, and the hardware cost is relatively low.

[0016] figure 2 Shown is the output display when opening the cable is successful. After starting the test, the main program module will first check the connection between the PC and the FPGA device to confirm whether the JTAG cable is working properly. If the JTAG cable is working properly, the program will create a dialog, and at the same time, a message indicating that the cable is successfully opened will be displayed in the display window

[0017] ima...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a bit stream readback-based FPGA (field programmable gate array) testing platform. The testing platform has a bit stream analysis capability based on the boundary scanning function and bit stream readback function of an FPGA (field programmable gate array) manufactured by the Xilinx. A whole testing system, except a JTAG (joint test action group) interface, is completed in a computer. The testing system is not limited by the number of external IOB pins of the FPGA. Testing excitation can be applied directly through boundary scanning. A node for recovering test response is built into a D flip-flop and an LUT, so that the occupation of the resources of the FPGA and labor costs can be greatly decreased; and bit stream readback and bit stream analysis can achieve the detection and positioning of a fault more accurately.

Description

technical field [0001] The invention relates to bit stream readback technology, and the low-cost FPGA test platform realized can be effectively used in FPGA mass production test. Background technique [0002] The traditional FPGA test method is to design the corresponding test circuit based on the logic resources and architecture of the FPGA itself, and manufacture the test circuit PCB board, and complete the test through multiple test processes manually. This method is specifically to complete the configuration of the FPGA internal circuit through HDL code and generate a bit stream file, then download the bit stream file to the FPGA by EDA software, and then generate the corresponding signal through the peripheral circuit on the PCB board or an external signal generator. Test incentives, and finally use an oscilloscope or LED digital tube to judge whether the test response is correct. The entire process is complex and needs to be implemented manually, and the FPGA test nee...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G01R31/3177
Inventor 张洪
Owner 张洪
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap