Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Dual cpu communication method, system and system-on-chip

A communication method and technology of a communication system, which is applied in the field of embedded devices, can solve problems such as channel data confusion, application program response delay, and affecting the normal operation of the CPU, and achieve the effects of shortening response delay, increasing speed, and improving user experience

Active Publication Date: 2019-02-12
RDA CHONGQING MICROELECTRONICS TECH CO LTD
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] 1. The CPU runs on a system that supports multitasking. Generally, multiple applications are running at the same time. When such a scenario occurs: an application on CPU A is sending data to CPU B, another application on CPU A When the program also needs to send data to CPU B, since there is only one one-way data channel between the CPUs, in order not to cause channel data confusion, the second application program that has a sending request can only wait for the first application program to complete sending data. Send your own data, that is, each application needs to "queue", causing a delay in the response of the application;
[0006] 2. In order to send data to the other party in time, and because it is impossible to predict whether the multitasking system will have data to be sent later, the application program must send an irq (Interrupt Request) signal to the other party's CPU every time it sends data to notify Data sending events cause frequent interruptions and affect the normal operation of the CPU

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Dual cpu communication method, system and system-on-chip
  • Dual cpu communication method, system and system-on-chip
  • Dual cpu communication method, system and system-on-chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0034] The present invention provides a dual-CPU communication method, the dual-CPU may include a first CPU and a second CPU, such as figure 2 As shown, the dual-CPU communication method may include:

[0035] 201. Receive data to be sent to the second CPU from a first application program running on the first CPU through an API (Application Programming Interface, application program interface);

[0036] It should be noted that the first CPU is any one of the dual CPUs, and the second CPU is another CPU of the dual CPUs;

[0037] The first application program may be any application program running on the first CPU;

[0038] 202. Update the state of the first virtual data channel to the sending state;

[0039] Wherein, the above-mentioned first virtual data channel is a virtual data channel exclusive to the first application program. In this embodiment, exclusive means that the first virtual channel can only be used by the first application program to pass the first The virtu...

Embodiment 2

[0046] The present invention also provides a dual-CPU communication method, the dual-CPU may include a first CPU and a second CPU, such as image 3 As shown, the dual-CPU communication method may include:

[0047] 301. Receive a request for creating a virtual data channel sent by the first application program running on the first CPU through the API during initialization;

[0048] In this embodiment, when the application program is initialized, it can send a request to create a virtual data channel through the API interface;

[0049] 302. Create an exclusive first virtual data channel for the first application program, and configure an exclusive first buffer area and a second buffer area for the first virtual data channel in the shared memory;

[0050] After receiving the above request, an exclusive virtual data channel can be created for each application, and a two-way data buffer area can be allocated to the virtual data channel. Similarly, the buffer area is also exclusive...

Embodiment 3

[0092] The present invention also provides a dual-CPU communication system, which can be used to execute the method described in Embodiment 1 or 2, wherein the first CPU is any one of the dual CPUs, and the second CPU is the other one, such as Image 6 As shown, the system can include:

[0093] The receiving unit 601 is configured to receive the data to be sent to the second CPU transmitted by the first application program running on the first CPU through the application program interface API;

[0094] Wherein the first application program may be any application program running on the first CPU;

[0095] The channel status management unit 602 is configured to update the status of the first virtual data channel to the sending status; wherein, the first virtual data channel is a virtual data channel exclusive to the first application program, and in this embodiment, the exclusive means that the first virtual channel can only be used by the first application program to send data...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention relates to the technical field of embedded equipment, and discloses double-CPU communication method and system and a system-on-chip chip. The method comprises the steps of receiving data which are transmitted by a first application program on a first CPU through an API and are to be sent to a second CPU; updating the state of a first virtual data channel into a sending state; assembling the data to be sent to the second CPU; transferring the assembled data into an exclusive first cache area of the first virtual data channel; determining whether the virtual data channel of other application programs running in the first CPU are in the non-sending state; if so, sending an interrupting signal to the second CPU to inform the second CPU of reading the data in the first cache area. With the adoption of the method, the data can be sent in parallel to the CPU of the opposite side by the application program, and moreover, that the interrupting signal is frequently sent can be avoided.

Description

technical field [0001] The invention relates to the technical field of embedded devices, in particular to a dual-CPU communication method, system and system-on-chip chip. Background technique [0002] With the development of mobile communications, the software functions of smart terminals are becoming more and more complex, and the requirements for the CPU (Central Processing Unit) are also getting higher and higher. A single CPU can no longer meet the requirements of system performance. More and more mobile terminals adopt a multi-CPU architecture, especially in the field of mobile phones, BB (Base Band, baseband processor) + AP (Application Processor, application processor) dual-CPU architecture SoC (System on a Chip, on-chip system) has become the mainstream of the market. At the same time, how to achieve stable and efficient communication between dual CPUs has become a topic that must be solved at present. [0003] Commonly used solutions for dual-CPU communication in ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F15/163G06F12/0802
Inventor 陈俊华徐小庆
Owner RDA CHONGQING MICROELECTRONICS TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products