Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Display device and gate drive circuit and gate drive unit circuit thereof

A unit circuit and gate drive technology, applied in static indicators, instruments, etc., can solve the problems of short life of GOA, achieve long working life, and suppress the drift speed of threshold voltage

Active Publication Date: 2015-06-24
PEKING UNIV SHENZHEN GRADUATE SCHOOL
View PDF4 Cites 20 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the threshold voltage drift of the pull-down transistor is still unavoidable, so the lifetime of GOA is still short

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Display device and gate drive circuit and gate drive unit circuit thereof
  • Display device and gate drive circuit and gate drive unit circuit thereof
  • Display device and gate drive circuit and gate drive unit circuit thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0044] Please refer to figure 1 , this embodiment provides a gate driving unit circuit, including an input module 11 , a driving module 12 and a low level maintaining module 13 .

[0045] The input module 11 is coupled between the first pulse signal terminal and the first node Q, for responding to the first pulse signal V I1 The high level of the first node Q is charged.

[0046] The control terminal of the driving module 12 is used to be coupled to the first node Q, and its input terminal is used to input the first clock signal V A , whose output is used to couple to the signal output V OUT , the drive module 22 sends the first clock signal V A Applied to the signal output terminal V OUT .

[0047] The low level maintaining module 13 includes a first charging unit 131 and a threshold voltage self-compensating unit 132 .

[0048] The first charging unit 131 includes a fifth transistor T5 and a sixth transistor T6, the gate and the drain of the fifth transistor T5 are cou...

Embodiment 2

[0068] In the gate driving unit circuit provided in Embodiment 1, the gate driving unit circuit works in the low-level maintenance phase most of the time, and in the low-level maintenance phase, the fifth transistor T5, the sixth transistor T6, the seventh transistor T7, The eighth transistor T8, the ninth transistor T9, and the tenth transistor T10 are in the off state, and the voltage on the second node P needs to ensure that the eleventh transistor T11 and the twelfth transistor T12 are in the on state, so as to connect the first node Q and Signal output terminal V OUT pulled down to the first low level V SS ; Because the fifth transistor T5, the sixth transistor T6, the seventh transistor T7, the eighth transistor T8, the ninth transistor T9, and the tenth transistor T10 have leakage currents passing through, the voltage of the second node P will drop slowly, thereby causing the tenth The conduction capability of the first transistor T11 and the twelfth transistor T12 dec...

Embodiment 3

[0081] Please refer to Figure 7 , based on the gate drive unit circuit provided in Embodiment 1, this embodiment accordingly provides a gate drive circuit, including N cascaded gate drive unit circuits, where N is a positive integer greater than or equal to 4, and the gate The driving unit circuit is the gate driving unit circuit provided in the first embodiment.

[0082] The gate drive circuit also includes a first clock line CK1, a second clock line CK2, a third clock line CK3, a fourth clock line CK4, a first pulse signal line V 1 , the second pulse signal line V 2 , the third pulse signal line V 3 , the fourth pulse signal line V 4 , the initial set signal line ST and the first low-level signal line V S ; The high level arrival time of the clock signal output by the second clock line CK2 lags behind the high level arrival time T / 4 of the clock signal output by the first clock line CK1, and the high level of the clock signal output by the third clock line CK3 The arri...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a display device and a gate drive circuit and a gate drive unit circuit thereof, the gate drive unit circuit comprises an input module, a driving module and a low level maintaining module, and the low level maintaining module comprises a first charging unit and a threshold voltage self compensating unit. The voltage of a second node P in the threshold voltage self compensating unit changes along with the threshold voltage of a drop-down transistor in the low level maintaining module in a self-adaptive mode, therefore, the gate overdrive voltage of the drop-down transistor maintains a constant value, the drift amplitude of the threshold voltage of the drop-down transistor is increased, due to the fact that the overdrive voltage value is small, and the drift speed of the threshold voltage of the drop-down transistor is restrained, the gate drive unit circuit has the advantage of being long in working life.

Description

technical field [0001] The present application relates to a display and its gate drive circuit and gate drive unit circuit, in particular to a gate drive circuit suitable for large-size and high-resolution TV panels. Background technique [0002] Thin-film transistor (TFT) flat panel display (FPD) technology is the mainstream of display technology today, and large-size, high-resolution display is an important development direction of TFT-FPD. TFT integrated gate driver circuit (Gate Driver On Array, GOA) is an important technology in the development of large-size, high-resolution TFT-FPD. Compared with the traditional method, that is, the use of peripheral gate drive ICs, the number of external leads of GOA's TFT-FPD panel is greatly reduced, so the limitation of the resolution caused by too dense leads is relaxed. Other advantages brought by GOA technology include: reducing the number of peripheral ICs used, making signal transmission more stable and reliable, and at the s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G09G3/20
Inventor 张盛东李文杰廖聪维胡治晋李君梅
Owner PEKING UNIV SHENZHEN GRADUATE SCHOOL
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com