Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A k-nearest neighbor classification acceleration method based on opencl and soc-fpga

A technology of K-nearest neighbors and classification data, which is applied in the acceleration field of K-nearest neighbors classification technology, which can solve the problems of occupying a lot of hardware resources, large system delay, and large amount of computation, and achieve low power consumption, small system delay, and data throughput high volume effect

Inactive Publication Date: 2018-05-01
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The purpose of the present invention is to overcome the deficiencies of the prior art, provide a kind of acceleration method based on the K-nearest neighbor classification technology of SoC-FPGA novel heterogeneous computing system, solve the large amount of calculations and take up hardware resources that exist in the K-nearest neighbor algorithm of the prior art Multiple, high power consumption, and large system delays

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A k-nearest neighbor classification acceleration method based on opencl and soc-fpga
  • A k-nearest neighbor classification acceleration method based on opencl and soc-fpga
  • A k-nearest neighbor classification acceleration method based on opencl and soc-fpga

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] Further describe the technical scheme of the present invention in detail below in conjunction with accompanying drawing:

[0033] The procedure of this method is as follows figure 1 As shown, the ARM is the host side, which is connected to the FPGA device side through the AXI bus. The high bandwidth feature of the AXI on-chip bus will greatly shorten the communication delay between the host and the device and improve the system throughput. According to the task allocation of the K-nearest neighbor classification algorithm, the calculation-intensive and suitable parallel distance matrix calculation and distance sorting part are executed on the FPGA side in the form of kernel programs, and the light-calculating and difficult-to-parallel parts such as category statistics and classification are executed on the ARM side. .

[0034] The memory model provided by the OpenCL standard includes global memory, local memory, and private memory, etc. Since the global memory has many...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a K-nearest neighbor classification acceleration method based on OpenCL and SoC-FPGA, which comprises the following steps: S1: building a SoC-FPGA heterogeneous platform model; S2: building an OpenCL host program for control at the ARM host end; S3 : The host program on the ARM host side creates the kernel; S4: The ARM host side configures and invokes the kernel program on the FPGA device side to transmit the data to the FPGA device side; S5: The first kernel program is responsible for calculating the Euclidean distance between the data to be classified and the training set data , to generate a distance matrix; S6: The second kernel program incompletely sorts each row of the distance matrix, screens out the minimum K distances in each row, and finds the corresponding training set element type, and sends it back to the ARM host for processing; S7: The ARM host performs category statistics and classification. The present invention uses the OpenCL standard to realize the FPGA parallel optimization of the K-nearest neighbor classification algorithm, and forms a system-level pipeline at the ARM end and the FPGA end. Compared with the traditional GPU heterogeneous computing system, the present invention has lower power consumption and higher efficiency. energy efficiency.

Description

technical field [0001] The invention relates to an acceleration method of K nearest neighbor classification technology based on SoC-FPGA novel heterogeneous computing system. Background technique [0002] As one of the top ten classic data mining algorithms in the 20th century, the K-nearest neighbor algorithm is widely used in text classification, pattern recognition, image and spatial classification and other fields due to its advantages of accuracy, simplicity and effectiveness. The K-nearest neighbor algorithm is based on lazy learning. Its basic idea is to find the K reference samples closest to each sample to be classified in the known training set, and determine the category of the sample to be classified according to the most category of the K reference samples. However, the K-nearest neighbor algorithm involves a lot of calculations, especially when the training set samples compared with the samples to be classified are large, it will bring a lot of calculation over...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F9/38G06F9/50
CPCY02D10/00
Inventor 蒲宇亮黄乐天彭军贺江
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products