Shifting register, grid electrode integrated driving circuit and display device
A shift register, gate technology, applied in static memory, digital memory information, instruments, etc., can solve problems such as easy failure of shift registers
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0130] The first reset control signal terminal Rst1 and the second reset control signal terminal Rst2 are the same signal terminal, the first node control signal terminal VHD1 and the second node control signal terminal VHD2 alternately input the frequency of the node control signal and the clock signal terminal CLK input clock signal The frequency is the same, the corresponding input and output timing diagram is as follows Figure 5a shown. Specifically, choose the Figure 5a The four stages of T1, T2, T3 and T4 in the shown input and output timing diagram.
[0131] In the first phase T1, Input=1, Rst1=Rst2=0, CLK=0, VHD1=0, VHD2=1.
[0132] In the T1 stage, since Rst1 and Rst2 are at low potential, the second switch transistor T2 and the twentieth switch transistor T20 are turned off; because Input is at a high potential, the first switch transistor T1 is turned on, and the input signal is transmitted to the The first node PU, the potential of the first node PU is a high ...
Embodiment 2
[0141] The first reset control signal of the first reset control signal terminal Rst1 is delayed by 0.5 pulse width than the second reset control signal of the second reset control signal terminal Rst2, and the first node control signal terminal VHD1 and the second node control signal terminal VHD2 are alternately input The frequency of the node control signal is the same as the frequency of the input clock signal at the clock signal terminal CLK, and the corresponding input and output timing diagram is as follows Figure 5b shown. Specifically, choose the Figure 5b The four stages of T1, T2, T3 and T4 in the shown input and output timing diagram.
[0142] In the first phase T1, Input=1, Rst1=Rst2=0, CLK=0, VHD1=0, VHD2=1.
[0143] In the T1 stage, since Rst1 and Rst2 are at low potential, the second switch transistor T2 and the twentieth switch transistor T20 are turned off; because Input is at a high potential, the sixteenth switch transistor T16 to the nineteenth switch ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com