Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

2results about How to "Small duty cycle" patented technology

Anti-ant large-core-number fiber ribbon cable

The invention relates to an anti-ant large-core-number fiber ribbon cable comprising a cable core and an outer sheath. The cable core includes loose tubes; and fiber ribbons are sleeved inside the loose tubes. The outer sheath is an outer nylon sheath; and a non-metallic reinforcement layer is arranged between the outer sheath and the cable core. According to the anti-ant large-core-number fiber ribbon cable provided by the invention, with the outer nylon sheath, ants can not bite the sheath, so that the damages on the optical cable by ant biting in a pipe at an area with a serious anti problem are prevented, the normal state of the cable is ensured, and the application region of the cable is extended. The cable based on a simple and reasonable structure has advantages of small cable diameter, high fiber density, large fiber capacity, and low duty ratio and can be laid in a pipe conveniently; and the bending performance is good. During branched connection, 4 to 24 fibers can be melted once, so that the construction time is saved and the manpower cost is lowered, and the construction efficiency is improved. On the basis of the full drying type dielectric structure, branched connection is realized conveniently and usage becomes convenient.
Owner:YANGTZE OPTICAL FIBRE AND CABLE JOINT STOCK LIMITED COMPANY

Duty cycle monitoring circuit and semiconductor device using it

PendingCN122092834ASmall duty cyclePulse train pattern monitoringInstant pulse delivery arrangementsDevice materialHemt circuits
This application discloses a duty cycle monitoring circuit and a semiconductor device using the same. The duty cycle monitoring circuit includes a duty cycle reduction circuit, a duty cycle detection circuit, and a latching circuit. The duty cycle reduction circuit reduces the duty cycle of a first clock signal and a second clock signal to generate a first input signal and a second input signal. The duty cycle detection circuit detects the duty cycle of the first input signal and the second input signal to generate a first output signal and a second output signal. The latching circuit generates a duty cycle detection signal based on the first output signal and the second output signal.
Owner:SK HYNIX INC