Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!
A Secure Dot Product Realization Method in Chip
What is Al technical title?
Al technical title is built by PatSnap Al team. It summarizes the technical point description of the patent document.
An implementation method and point-multiplying technology, applied in the protection of internal/peripheral computer components, etc., can solve the problem of inability to attack the means of immunity, and achieve the effect of improving security and resisting side-channel attacks.
Active Publication Date: 2018-12-11
SHANGHAI HUAHONG INTEGRATED CIRCUIT
View PDF3 Cites 0 Cited by
Summary
Abstract
Description
Claims
Application Information
AI Technical Summary
This helps you quickly interpret patents by identifying the three key elements:
Problems solved by technology
Method used
Benefits of technology
Problems solved by technology
Therefore, cryptographers have proposed many security implementation methods, such as adding pseudo-operations to balance point doubling and point addition, and some transform scalars so that point multiplication operations can resist simple power analysis, etc. However, due to the endless emergence of attack methods, the current implementation method resists one attack method but cannot be immune to another attack method
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more
Image
Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
Click on the blue label to locate the original text in one second.
Reading with bidirectional positioning of images and text.
Smart Image
Examples
Experimental program
Comparison scheme
Effect test
Embodiment Construction
[0030] The secure point product implementation method in the chip, when a software or hardware cryptographic device potentially subject to SCA attack, DFA attack, and TA attack runs the elliptic curve cryptosystem, in the case of needing to perform point product operation, add In the process of point-fold iteration, the following steps are performed:
[0031] Step 1, read scalar k and elliptic curve point P for point multiplication operation;
[0032] Step 2, generating a random bit sequence with a duty ratio of 1 / N;
[0033] Step 3. Calculate the non-adjacent representation of the scalar k For i ∈ {1, 3, 5, ..., 2 w-1 -1}, calculate P i =iP;
[0034] Step 4, Q←∞;
[0035] Step 5, for i from 1-1 to 0, repeat execution;
[0036] Step 5.1, Q←2Q;
[0037] Step 5.2, if the lowest bit of RandomBit is 1, then execute the dummy operation DP, RandomBit>>1; otherwise, if k i ≠0, and k i >0, then otherwise,
[0038] Step 6. Return to Q.
[0039] The generation of the ran...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
PUM
Login to View More
Abstract
The invention discloses a method for realizing secure point multiplication in chips. The method comprises the following steps: 1, reading a scalar k and an elliptic curve point P for point multiplication operation; 2, generating a random bit sequence RandomBit with a duty ratio of 1 / N; 3, calculating a non-adjacent representation type (the formula is as shown in the specification) of the scalar k, wherein i belongs to {1, 3, 5, to 2w-1-1}, and calculating Pi=iP; 4, satisfying the condition that Q is equal to infinite; 5, for i from 1-1 to 0, carrying out repeated execution; 5.1, satisfying the condition that Q is equal to 2Q; 5.2, if the least bit of the RandomBit is 1, executing a pseudo operation DP, wherein RandomBit is bigger than or equal to 1, otherwise, if ki is not equal to 0 and greater than 0, Q is equal to Q+Pk1, and otherwise, Q is equal to Q-P-k1; and 6, returning to (Q). The method is capable of effectively resisting side channel attack, fault injection attack and template analysis attack so as to improve the security of chips, and is suitable for embedded equipment such as intelligent cards with computing resources constrained, such as financial cards and transportation cards using cryptographic security chips.
Description
technical field [0001] The invention relates to the field of safe execution of an elliptic curve public key cryptosystem in a chip, in particular to a method for implementing a secure point product in a chip. Background technique [0002] Since Miller and Koblitz independently proposed elliptic curve public key cryptography in 1985, the elliptic curve public key cryptosystem (ECC) has been used for its unique advantages, such as fast calculation speed, small storage space, and low bandwidth requirements. , less calculation parameters, etc., which has aroused great concern of cryptographers. So far, ECC has not only been widely used in the field of information security, but also formed international standards (IEEE PI1363, ANSI X9, ISO / IEC and NIST, etc.) recognized by some international organizations as public key encryption standards. The core operation of the elliptic curve public key cryptosystem is the point multiplication operation, and the efficiency and security of t...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
Application Information
Patent Timeline
Application Date:The date an application was filed.
Publication Date:The date a patent or application was officially published.
First Publication Date:The earliest publication date of a patent with the same application number.
Issue Date:Publication date of the patent grant document.
PCT Entry Date:The Entry date of PCT National Phase.
Estimated Expiry Date:The statutory expiry date of a patent right according to the Patent Law, and it is the longest term of protection that the patent right can achieve without the termination of the patent right due to other reasons(Term extension factor has been taken into account ).
Invalid Date:Actual expiry date is based on effective date or publication date of legal transaction data of invalid patent.