Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Behavior level modeling and verification method of power amplifier underlying circuit

A verification method and circuit model technology, applied in CAD circuit design, electrical digital data processing, special data processing applications, etc., can solve complex problems such as power amplifier bottom circuit simulation solution

Inactive Publication Date: 2016-11-16
SHANGHAI RADIO EQUIP RES INST
View PDF8 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The purpose of the present invention is to provide a behavior-level modeling and verification method for the bottom circuit of the power amplifier, which solves the complex problem of directly simulating and solving the bottom circuit of the power amplifier, and can also be applied to the incompletely known detailed information of the bottom circuit due to technical secrecy It provides an effective means for system-level electromagnetic compatibility analysis of analog and digital hybrid circuits

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Behavior level modeling and verification method of power amplifier underlying circuit
  • Behavior level modeling and verification method of power amplifier underlying circuit
  • Behavior level modeling and verification method of power amplifier underlying circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] The following combination Figure 1 ~ Figure 3 , a preferred embodiment of the present invention is described in detail.

[0032] Such as figure 1 As shown, the behavior-level modeling and verification method for the bottom circuit of the power amplifier provided by the present invention includes the following steps:

[0033] S1. Establish the bottom circuit model of the power amplifier, and collect the input signal and output signal of the power amplifier as experimental data;

[0034] S2. Establish a behavior model based on mathematical expressions, and use the experimental data of input signals and output signals collected in S1 to identify the behavior model;

[0035] S3. Build the same input signal excitation circuit, and calculate the normalized mean square error between the bottom circuit model of the power amplifier and the output signal of the behavior model;

[0036] S4. Determine whether the normalized mean square error meets the accuracy requirements, and...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a behavior level modeling and verification method of a power amplifier underlying circuit. The method comprises the following steps: S1: establishing a power amplifier underlying circuit model, and collecting the input signal and the output signal of a power amplifier as experimental data; S2: establishing a behavioral model based on a mathematical expression, and utilizing the experimental data for distinguishing the behavioral model; S3: establishing the same input signal exciting circuit, and calculating a normalized mean square error between the output signal of the power amplifier underlying circuit model and the output signal of the behavioral model; and S4: judging whether the normalized mean square error meets accuracy requirements or not, verifying the accurate description of the input / output characteristics of the power amplifier underlying circuit by the behavioral model, and regulating the behavioral model again until the normalized mean square error meets the accuracy requirements if the normalized mean square error does not meet the accuracy requirements. By use of the method, the problem that the power amplifier underlying circuit is complex in direct simulation solving is solved, the method can be applied to a simulation situation that the detail information of the underlying circuit is not completely known due to technical security, and an effective means is provided for the system-level electromagnetic compatibility analysis of a simulation and digital mixing circuit.

Description

technical field [0001] The invention relates to a behavior-level modeling and verification method for the bottom circuit of a power amplifier, specifically a modeling and verification method that uses a behavior model based on mathematical expressions to describe the input and output characteristics of the bottom circuit of the power amplifier, and solves the problem of the bottom circuit model of the power amplifier. The complex calculation problem of a large number of calculus equations in the process of solving nonlinear characteristics belongs to the field of electromagnetic compatibility technology. Background technique [0002] In addition to simulating the normal functions of the computing system, EMC analysis also needs to analyze abnormal signals and behaviors to predict and diagnose interference phenomena. The nonlinear characteristics of power amplifiers in communication systems are the main cause of electromagnetic compatibility problems. In order to improve effi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
CPCG06F30/36G06F30/367
Inventor 廖意高伟张元石国昌应小俊
Owner SHANGHAI RADIO EQUIP RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products