Supercharge Your Innovation With Domain-Expert AI Agents!

Chip debugging method and device

A debugging method and chip technology, applied in the electronic field, can solve problems such as high cost and limited functions, and achieve the effect of low cost, reduced cost and rich functions

Active Publication Date: 2019-04-02
北京网迅科技有限公司杭州分公司
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] To sum up, the existing chip debugging solutions are either costly or have limited functions, and the two cannot be balanced

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip debugging method and device
  • Chip debugging method and device
  • Chip debugging method and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0052] refer to figure 1 , propose the chip debugging method of the first embodiment of the present invention, described method comprises the following steps:

[0053] S11. Connect to the communication interface of the information processing device, and acquire debugging configuration information from the information processing device.

[0054] The chip debugging device is connected with the communication interface of the information processing equipment, and communicates through the communication interface. Optionally, the chip debugging device and the information processing device may communicate through the Joint Test Action Group (JTAG) protocol. In this case, the communication interface of the information processing device needs to be converted into the JTAG protocol. Among them, the parallel port is a common, standard, and simple interface, and the hardware connection is simple, and the driver development is also simple. Users can develop drivers and upper-layer applica...

Embodiment 2

[0091] refer to Figure 7 , the chip debugging device of the second embodiment of the present invention is proposed, the device includes an interface control module and a signal acquisition module, wherein:

[0092] Interface control module: used to connect with the communication interface of the information processing device, obtain debugging configuration information from the information processing device, and output the sampling signal collected by the signal acquisition module to the information processing device.

[0093] The interface control module is connected with the communication interface of the information processing device, and communicates through the communication interface. Optionally, the interface control module and the information processing device can communicate through the Joint Test Action Group (JTAG) protocol. At this time, the communication interface of the information processing device needs to be converted into the JTAG protocol. The timing interf...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention discloses a method and device for debugging a chip. The method includes the following steps: connecting to a communication interface of an information processing device, obtaining debugging configuration information from the information processing device; collecting sampling signals from the debugging chip according to the debugging configuration information; The signal is output to an information processing device. Therefore, by using the existing information processing equipment to set the debugging configuration information, according to the debugging configuration information, the sampling signal is collected from the debugging chip and then output to the information processing equipment, and then the information processing equipment is used to perform logical analysis on the debugging chip according to the sampling signal The processing and debugging operations make full use of the functions of the existing equipment, which greatly reduces the cost and realizes low cost. Moreover, the user can conveniently and intuitively set the debugging configuration information and perform logic analysis processing and debugging operations on the debugging chip on the information processing device, so the operation is convenient and fast, and the functions are rich enough.

Description

technical field [0001] The invention relates to the field of electronic technology, in particular to a chip debugging method and device. Background technique [0002] After the digital logic is processed and produced into a chip, it is very difficult to trace the internal logic behavior. Because after the chip is packaged, usually only its external pins can be detected, and all its internal logic and state behavior are invisible. However, the most important and primary task of chip prototyping is to check the functional integrity of the chip. Once the chip behavior is found to be inconsistent with the simulation or expectations during the test, it is necessary to track and debug the internal logic and state to locate and find the problem. . [0003] At present, the common practice of chip debugging is to assign important internal registers, state machine states, and some control signals and data signals to the external pins of the chip through a series of grouping and mult...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F11/26
CPCG06F11/26
Inventor 钱利国张宇弘王界兵
Owner 北京网迅科技有限公司杭州分公司
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More