Supercharge Your Innovation With Domain-Expert AI Agents!

Method for forming fin field effect transistor

A fin field effect and transistor technology, which is applied in the fields of semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problems of poor transistor performance and reliability, avoid etching damage, reduce the degree of etching, and reduce resistance. Effect

Active Publication Date: 2019-11-01
SEMICON MFG INT (SHANGHAI) CORP
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] FinFETs formed with prior art techniques suffer from poorer performance and reliability as feature sizes shrink further

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for forming fin field effect transistor
  • Method for forming fin field effect transistor
  • Method for forming fin field effect transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] As the feature size of the fin field effect transistor formed in the prior art is further reduced, the performance and reliability of the fin field effect transistor are poor.

[0033] Figure 1 to Figure 3 It is a schematic diagram of the structure of a fin field effect transistor in an embodiment of the present invention.

[0034] The forming method of the fin field effect transistor comprises the following steps: in combination with reference Figure 1 to Figure 3, providing a semiconductor substrate 100, the semiconductor substrate 100 has a PMOS region (I region) and an NMOS region (II region), the surface of the semiconductor substrate 100 in the PMOS region has a first fin 120 and a first fin 120 across the first fin 120 A gate structure 130, the first gate structure 130 covers part of the top surface and sidewall of the first fin 120; the surface of the semiconductor substrate 100 in the NMOS region has the second fin 121 and the second fin 121 across the second ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a forming method of a fin field effect transistor. The method comprises the steps as follows: a semiconductor substrate with a P-type region and an N-type region is provided; the surface of the semiconductor substrate in the P-type region is provided with a first fin and a first gate structure stretching across the first fin; the surface of the semiconductor substrate in the N-type region is provided with a second fin and a second gate structure stretching across the second fin; first lightly doped injection is carried out on the first fin to form a first lightly doped region; second lightly doped injection is carried out on the second fin to form a second lightly doped region; first side walls are formed on two side surfaces of the first gate structure; first source and drain regions adjacent to the lateral walls of the first side walls are formed on the surface of the first fin; after the first source and drain regions are formed, second side walls are formed on two side surfaces of the second gate structure and the second side walls are thinner than the first side walls; second source and drain regions adjacent to the lateral walls of the second side walls are formed on the surface of the second fin; and repairing treatment is carried out on the second lightly doped region. According to the forming method of the fin field effect transistor, the performance of the fin-type field effect transistor is improved.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a method for forming a fin field effect transistor. Background technique [0002] MOS transistors are one of the most important components in modern integrated circuits. The basic structure of a MOS transistor includes: a semiconductor substrate; a gate structure located on the surface of the substrate, and source and drain regions located in the semiconductor substrate on both sides of the gate structure. MOS transistors generate switching signals by applying a voltage to the gate and regulating the current through the channel at the bottom of the gate structure. [0003] With the development of semiconductor technology, the ability of the traditional planar MOS transistor to control the channel current becomes weaker, resulting in serious leakage current. Fin Field Effect Transistor (Fin FET) is an emerging multi-gate device, which generally includes a fin protrudin...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L21/336
CPCH01L29/66803H01L29/7855
Inventor 周飞
Owner SEMICON MFG INT (SHANGHAI) CORP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More