Unlock instant, AI-driven research and patent intelligence for your innovation.

A fpga memory splitting method

A memory and address splitting technology, applied in the electronic field, can solve problems such as memory splitting problems, complicated splitting methods, and increased problem complexity, achieving close splitting results, convenient mapping operations, and simple and easy to implement splitting methods Effect

Active Publication Date: 2020-01-31
HERCULES MICROELECTRONICS CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In the specific design process of FPGA, since the instance size of random access memory (RAM) designed by users can be arbitrary, but the RAM primitive size on the FPGA chip is fixed, when the instance size exceeds the primitive When considering the size, it is necessary to consider how to form a large RAM of the instance size from multiple small RAMs of the primitive size. The above problem is a problem of memory splitting.
FPGA memory usually has many ports and parameters, especially when multiple memories need to be spliced ​​into a larger memory, the memory mapping operation will become very complicated
Moreover, a specific model of FPGA chip usually has multiple RAM primitives of different sizes, which further increases the complexity of the problem
There are certain technical defects in the existing technology to solve the above problems, such as: the splitting method is complicated, the splitting result is inconvenient for subsequent operations, etc.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A fpga memory splitting method
  • A fpga memory splitting method
  • A fpga memory splitting method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0027] There are three RAM primitives in the FPGA chip, namely RAM4K, RAM8K and RAM16K. The specific primitive sizes of the three RAM primitives are shown in Table 1:

[0028] Table 1 Primitive Size Parameters

[0029]

[0030] It should be noted that RAM8K is composed of two pieces of RAM4K, RAM16K is composed of four pieces of RAM4K, AW represents the width of the address bus, and DW represents the width of the data bus. For RAM4K, when its working mode is ×1, its address bus width is 12, and its data bus width is 1. At this time, A12D1 is used to describe RAM4K.

[0031] In the user's RTL design, it is deduced that a piece of RAM with an address bus width of 15 bits and a data bus width of 8 bits is used. According to the method provided by the embodiment of the present invention, the RAM example (AW=15, DW=8) is split, figure 2 It is a schematic diagram of the splitting process of the RAM instance in Embodiment 1 of the present invention, such as figure 2 As shown, ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an FPGA memory splitting method. The method comprises the steps of determining a minimum particle size according to an instance size of an RAM instance and primitive sizes of various RAM primitives existent on an FPGA chip; splitting the RAM instance according to the minimum particle size to obtain a primitive matrix; and combining address buses and / or data buses of the primitive matrix to obtain an RAM instance consisting of an RAM primitive. The splitting method provided by an embodiment of the invention is simple and easy to realize, and a splitting result is close to or achieves the best; and the RAM instance obtained by splitting is a regular matrix, so that subsequent mapping operation is greatly facilitated, the splitting and mapping operations are relatively independent, and the mapping operation does not need to be modified when a combined policy is optimized.

Description

technical field [0001] The invention relates to the field of electronic technology, in particular to an FPGA memory splitting method. Background technique [0002] Field Programmable Gate Array (Field Programmable Gate Array, FPGA), which emerged as a semi-custom circuit in the field of Application Specific Integrated Circuit (ASIC), not only solves the shortcomings of custom circuits, but also overcomes the The shortcomings of the limited number of gate circuits of the original programmable device are overcome. It is applicable to various fields such as logic control, signal processing, and image processing. In China alone, the FPGA chip market exceeds 10 billion yuan, and is growing at a rate of 30% per year. The importance is self-evident. [0003] In the specific design process of FPGA, since the random access memory (random access memory, RAM for short) instance size designed by the user can be arbitrary, but the RAM primitive size on the FPGA chip is fixed, when the i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F30/34
CPCG06F30/34
Inventor 张云哲耿嘉樊平
Owner HERCULES MICROELECTRONICS CO LTD