Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Three-level H-bridge five-level inverter direct-current side capacitor voltage balancing method

A DC-side capacitor and five-level technology, which is applied in the direction of converting AC power input to DC power output, electrical components, and output power conversion devices, can solve DC-side capacitor voltage imbalance, output performance degradation, and dynamic response capabilities Inferior problems, to achieve the effect of fewer optimization times, less calculation, and strong dynamic performance

Inactive Publication Date: 2017-05-24
CHINA UNIV OF MINING & TECH
View PDF5 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Aiming at the unbalanced capacitor voltage on the DC side in the three-level H-bridge cascaded inverter equipment, and the problems of poor dynamic response capability and reduced output performance in the related solution algorithm, the purpose of the present invention is to provide a three-level H bridge Control method of capacitor voltage balance on DC side of bridge five-level inverter

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Three-level H-bridge five-level inverter direct-current side capacitor voltage balancing method
  • Three-level H-bridge five-level inverter direct-current side capacitor voltage balancing method
  • Three-level H-bridge five-level inverter direct-current side capacitor voltage balancing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] The technical scheme of the present invention is further described below in conjunction with accompanying drawing and embodiment;

[0020] refer to figure 2 The balance control of the DC side capacitor voltage of the three-phase three-level H-bridge five-level inverter shown adopts the technical scheme of the present invention;

[0021] figure 2 The topology shown can output {V dc , V dc / 2, 0, -V dc / 2, V dc}Five states, respectively in state S x = {2, 1, 0, -1, -2} represents.

[0022] The corresponding pulse mapping of the three-level H-bridge five-level inverter is: state "V dc "corresponds to "1100 0011", state "V dc / 2" corresponds to "1100 0110", state "0" corresponds to "0110 0110", state "-V dc / 2" corresponds to "0110 1100", state "-V dc " corresponds to "0011 1100";

[0023] image 3 Shown is the single-phase circuit structure diagram in each state, V dc / 2 and -V dc / 2 will affect the charging and discharging of the capacitor, and the other t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a three-level H-bridge five-level inverter direct-current side capacitor voltage balancing method. According to the method disclosed by the invention, based on the traditional MPC algorithm, tracking of a reference voltage serves as a main objective, and the three-phase direct-current side capacitor voltage is effectively balanced. The method comprises the following steps: establishing corresponding mathematical models for all five-level space voltage vectors, calculating each phase current value of each vector during action, and performing classified analysis on the influence of each voltage vector to a capacitor neutral-point potential; rapidly determining the amplitude and position of the reference voltage in a space vector diagram by utilizing a SVPWM (space vector pulse width modulation) algorithm, and selecting the position and balance vector participating in prediction each time; then establishing a mathematical model of discretized switch, load and direct-current capacitor voltage for the three-level H-bridge five-level inverter; and finally, constructing an appropriate cost function, and optimizing the selected position and balance vector. According to the method disclosed by the invention, real-time balance of the three-phase capacitor neutral-point potential can be realized, and the output performance of the inverter is guaranteed. In addition, because the optimizing vector each time is composed of four balance vectors and three position vectors, the operation amount is small, and the efficiency is high.

Description

technical field [0001] The invention relates to the technical fields of medium and high voltage frequency conversion, flexible AC power transmission and HVDC, in particular to the balance control of DC side capacitor voltage of three-level H-bridge (NPC / H-bridge) cascaded inverters. Background technique [0002] In recent years, multilevel inverters have been widely used in high voltage and high power applications. Compared with the traditional two-level inverter, it has the advantages of improving the application level of voltage and power, reducing the common mode voltage output, and having good harmonic performance at a lower switching frequency. Generally, multilevel inverters mainly have three topologies: diode clamp, flying capacitor clamp, and cascaded H-bridge. Among them, the cascaded H-bridge can be divided into two-level H-bridge cascaded and three-level H-bridge (NPC / H-bridge) cascaded. Compared with diode-clamped and capacitor-clamped topologies, the three-lev...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H02M7/483H02M7/5387
CPCH02M7/483H02M7/5387
Inventor 戴鹏周凯李敏石聪聪朱晓莹蔡明哲高爱杰崔琪张婉
Owner CHINA UNIV OF MINING & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products