FPGA circuit and configuration file processing method thereof
A technology of configuration file and processing method, applied in the direction of response error generation, redundant code error detection, etc., can solve problems such as internal register errors
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0013] The technical solutions of the present invention will be described in further detail below with reference to the accompanying drawings and embodiments.
[0014] In the embodiment of the present invention, a configuration structure of ECC code is added to the FPGA configuration file, and the FPGA device performs readback, inspection and error correction of the FPGA configuration file based on the ECC code during operation. By using this architecture, the ability of FPGA to support single event flipping can be greatly enhanced.
[0015] figure 1 Describes a configuration file structure with ECC checksums. The FPGA configuration file takes the length of the configuration chain as the unit and adds the ECC check code. exist figure 1 Among them, each group data Data corresponds to each configuration memory chain, and each configuration memory chain has an ECC coded check digit. The configuration file for configuring the entire FPGA chip includes several sets of data and ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com