Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Array substrate

An array substrate and pixel electrode technology, applied in nonlinear optics, instruments, optics, etc., can solve problems affecting panel display uniformity, and achieve the effects of improving uniformity, consistent output voltage, and consistent voltage drop

Inactive Publication Date: 2017-08-11
WUHAN CHINA STAR OPTOELECTRONICS TECH CO LTD
View PDF6 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The disadvantage of the existing technology is: the inconsistent voltage drop of each pixel will cause the picture near the input terminal of the gate line to be brighter, and the picture far away from the input terminal of the gate line to be dark, which will affect the display uniformity of the panel

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Array substrate
  • Array substrate
  • Array substrate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0039] Such as image 3 Shown is a schematic cross-sectional view of each film layer of the array substrate according to the embodiment of the present invention. The array substrate of this embodiment mainly includes a substrate 301 , a passivation layer 302 and a pixel electrode layer 303 . Specifically, the substrate 301 includes the gate lines 10 . A passivation layer 302 is formed on the substrate 301 . The pixel electrode layer 303 is formed on the passivation layer 302 and includes the pattern of the pixel electrode. Wherein, along the direction from the output near end of the gate line 10 to the output far end (such as image 3 As indicated by the direction marked by the middle arrow, that is, the direction from near to far from the scanning signal driving circuit), the area of ​​the pixel electrode gradually increases.

[0040] In a liquid crystal display panel, the expression of the gate line voltage drop is:

[0041]

[0042] Among them, ΔVp represents the vo...

Embodiment 2

[0051] This embodiment is a further optimization of Embodiment 1.

[0052] Figure 4 A schematic diagram of wiring of an array substrate according to Embodiment 2 of the present invention is shown. Such as Figure 4 As shown, the pixel electrode 3031 has a comb structure with comb teeth. Along the direction from the output near end of the gate line 10 to the output far end (such as Figure 4 As indicated by the direction marked by the middle arrow, that is, the direction from near to far from the scanning signal driving circuit), the length of the comb teeth is the same, and the width gradually increases. That is, the area of ​​the pixel electrode 3031 is changed by changing the width of the comb teeth without changing the length of the comb teeth. This embodiment only provides a preferred manner, and does not make specific limitations.

[0053] In this embodiment, since the size of each pixel has been determined and the length of the comb teeth of each pixel is close to ...

Embodiment 3

[0059] In this embodiment, the structure of the substrate 301 in the first embodiment is further optimized.

[0060] Such as image 3 As shown, the substrate 301 is a complex of various film layers below the passivation layer 302 . The array substrate further includes a plurality of switch elements 30 , and each switch element 30 is electrically connected to a corresponding pixel electrode 3031 . Preferably, the switch element 30 is a double-gate thin film transistor.

[0061] In this embodiment, the substrate 301 may include a substrate 3011, a channel layer 3012, a first insulating layer 3013, a first metal layer 3014, a second insulating layer 3015, a second metal layer 3016, a flat layer 3017, and a common electrode layer 3018 .

[0062] Specifically, the channel layer 3012 is formed on the substrate 3011 and includes a plurality of conductive channels 20 . The first insulating layer 3013 is formed on the channel layer 3012 and the exposed substrate 3011 . The first m...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an array substrate. The substrate comprises a substratum, consisting of gate lines; a passivation layer formed on the substratum; and an image pixel electrode layer formed on the passivation layer, consisting of graphic patterns of the image pixel electrodes; in the direction from the export near end to the export distal end of the gate lines, the range of the image pixel electrodes is gradually growing. By the adoption of the array substrate, in the direction from the export near end to the export distal end of the gate lines, the voltage drop of the gate lines is accorded, the output voltage at each export end of the gate lines is accorded, and the display uniformity of the panel is improved.

Description

technical field [0001] The present invention relates to the technical field of liquid crystal display, in particular to an array substrate. Background technique [0002] When the liquid crystal display device displays pictures, the picture switching of each frame is realized by means of gate line scanning. Since the gate line is formed of a metal material, and the metal material has resistance, as the transmission distance of the gate line increases, the voltage on the gate line will decrease, and this phenomenon is called a voltage drop. [0003] figure 1 A schematic diagram of array substrate wiring in the prior art is shown. Such as figure 1 As shown, it includes gate lines 101 , data lines 102 , switching elements 103 , and via holes 104 . As the pixels 1, 2 and 3 are closer to the input end of the gate line, the voltage drop of each pixel will change from low to high. [0004] figure 2 shows the corresponding figure 1 Schematic diagram of the driving voltage wav...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G02F1/1362G02F1/1368
CPCG02F1/136213G02F1/1368
Inventor 张嘉伟张占东
Owner WUHAN CHINA STAR OPTOELECTRONICS TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com