PBKDF2 cryptographic algorithm accelerating method and used device

A cryptographic algorithm and acceleration device technology, applied to secure communication devices, user identity/authority verification, and key distribution, can solve problems such as limited performance, limited operating speed, and replacement of CPUs or GPUs, and achieve improved throughput and high pipeline Working frequency, the effect of ensuring correctness

Active Publication Date: 2017-09-05
北京骏戎嘉速科技有限公司
View PDF4 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The analysis and research on the performance of the PBKDF2 algorithm is mostly based on the general-purpose CPU or GPU (Graphic Processing Unit, graphics processing unit) hardware platform, which causes the running speed to be limited by the replacement of the CPU or GPU, and the latest CPU or GPU is limited by the cost and Deployment scale is limited, and old CPUs or GPUs are limited by performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • PBKDF2 cryptographic algorithm accelerating method and used device
  • PBKDF2 cryptographic algorithm accelerating method and used device
  • PBKDF2 cryptographic algorithm accelerating method and used device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0052] Embodiment 1, the PBKDF2 cryptographic algorithm acceleration device includes a CPU+FPGA heterogeneous system composed of FPGA1 and general-purpose CPU2. CPU2 and FPGA1 are connected to each other through the bus interface; FPGA1 not only has the programmability and flexibility of software, but also has the characteristics of high throughput and low delay of ASIC; the internal resources of FPGA1 can be reconfigured, which is convenient for design Data parallelism and pipeline parallelism, easy to balance data parallelism and pipeline parallelism. The present invention utilizes the characteristics of FPGA1 to accelerate the implementation of the PBKDF2 algorithm, so that when using the dictionary method, the key recovery of various applications with the PBKDF2 cryptographic algorithm as its main encryption algorithm can be completed at high speed on the general-purpose CPU+FPGA device, that is, Heterogeneous computing is used to improve the performance of the key recover...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a PBKDF2 cryptographic algorithm accelerating device. The device comprises a CPU+FPGA (Field-Programmable Gate Array) heterogeneous system composed of an FPGA and a universal CPU. The invention further provides a PBKDF2 cryptographic algorithm accelerating method. The method comprises the following steps: 1) initial: computing a pre-computing part and a part before a loop body of a PBKDF2 algorithm is executed in a CPU, and transmitting a computed result to the FPGA via a bus interface; 2) loop: placing a computing-intensive loop body part in the PBKDF2 algorithm onto the FPGA, improving an acceleration effect and a resource utilization efficiency on the FPGA using an optimization means, and transmitting the computed result to the CPU via the bus interface; and 3) check: reading result data obtained after FPGA accelerated computing, and performing computed result summarization as well as check value computation and judgment.

Description

technical field [0001] The present invention relates to the accelerated realization design field of the cryptographic algorithm of heterogeneous system, be specifically designed to be applicable to the acceleration frame of the PBKDF2 cryptographic algorithm of general-purpose CPU2+FPGA1 equipment, and utilize high-level comprehensive tool to realize from C language level in field programmable gate array ( Acceleration device on FPGA1). Background technique [0002] In today's world filled with all kinds of information, protecting sensitive data and information that is stored, transmitted or shared has become a very important topic. Using passwords is a very common and simple way to keep user information safe. Proper use of passwords to protect sensitive data and information requires not only choosing strong passwords, but also choosing a secure method for handling passwords in software and hardware systems. As a result, various encryption algorithms have been produced, an...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H04L9/32H04L9/08
CPCH04L9/0894H04L9/3242
Inventor 丁庆缘李顺斌陈逸飞刘鹏
Owner 北京骏戎嘉速科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap