PoP packaging structure and packaging method
A packaging structure, chip technology, applied in the direction of electrical components, electrical solid devices, circuits, etc., can solve the poor reliability of PoP packaging structure and other problems
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0019] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are some of the embodiments of the present invention, but not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of the present invention.
[0020] see figure 1 , figure 1 is a cross-sectional view of a PoP packaging structure provided by an embodiment of the present invention, such as figure 1 As shown, the PoP packaging structure provided by the embodiment of the present invention includes: a first chip 101 and a second chip 102 stacked with the first chip 101, and the first chip 101 includes a silicon substrate 1011 and a first rewiring layer (RDL) 1012, the silicon substrate 1011 has ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


