Unlock instant, AI-driven research and patent intelligence for your innovation.

Prototype verification device for integrated circuit chip

An integrated circuit and prototype verification technology, applied in the field of electronic technology and microelectronics, can solve the problems of lower work efficiency, low operation speed, and inability to meet the needs of ultra-large-scale IC chip prototype verification, so as to improve work efficiency and meet capacity requirements Effect

Inactive Publication Date: 2018-03-06
SANECHIPS TECH CO LTD
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] With the increasing scale of IC design and the rapid development of FPGA technology, although the capacity of FPGA continues to increase, it still cannot meet the needs of prototype verification of many ultra-large-scale IC chips. During the prototype verification, although the capacity is large, the running speed in the actual application is low, which reduces the work efficiency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Prototype verification device for integrated circuit chip
  • Prototype verification device for integrated circuit chip
  • Prototype verification device for integrated circuit chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0038] figure 1 It is a schematic diagram of Embodiment 1 of the prototype verification device of the integrated circuit chip of the present invention, as figure 1 As shown, the prototype verification device 01 of the integrated circuit chip of this embodiment includes: a heterogeneous central processing unit (Central Processing Unit, CPU) module 11, an FPGA module 12; wherein,

[0039] The heterogeneous CPU module 11 includes: at least one heterogeneous CPU single board 111, a first external high-speed optical fiber interface 112;

[0040] The FPGA module 12 includes: at least one FPGA single board 121, a second external high-speed optical fiber interface 122;

[0041] The first external high-speed optical fiber interface 112 of the heterogeneous CPU module 11 is connected to the second external high-speed optical fiber interface 122 of the FPGA module 12 through an optical fiber.

[0042] Further, when there are two or more heterogeneous CPU single boards 111, the two or m...

Embodiment 2

[0048] In order to better reflect the purpose of the present invention, it will be further described in detail on the basis of the above-mentioned embodiments.

[0049] figure 2 It is a schematic diagram of Embodiment 2 of the prototype verification device of the integrated circuit chip of the present invention; figure 2 As shown, the prototype verification device 02 of the integrated circuit chip of this embodiment includes: a heterogeneous CPU module 21, an FPGA module 22; wherein,

[0050] The heterogeneous CPU module 21 includes: at least one heterogeneous CPU single board 211, a first external high-speed optical fiber interface 212;

[0051] The FPGA module 22 includes: at least one FPGA single board 221, a second external high-speed optical fiber interface 222;

[0052] The first external high-speed optical fiber interface 212 of the heterogeneous CPU module 21 is connected to the second external high-speed optical fiber interface 222 of the FPGA module 22 through an...

Embodiment 3

[0071] In order to better reflect the purpose of the present invention, further illustrations are given on the basis of the above-mentioned embodiments.

[0072] image 3 It is a schematic diagram of the third embodiment of the prototype verification device of the integrated circuit chip of the present invention; image 3 As shown, the prototype verification device 03 of the integrated circuit chip of this embodiment includes: a heterogeneous CPU single board 31, two FPGA single boards 32, 33, a first external high-speed optical fiber interface 34, and a second external high-speed optical fiber interface 35; The first external high-speed optical fiber interface 34 of the heterogeneous CPU single board 31 is connected to the second external high-speed optical fiber interface 35 of the FPGA array single board 32 through an optical fiber. in,

[0073] The heterogeneous CPU single board 31 includes: two heterogeneous CPUs 311, 312, first internal high-speed optical fiber interfa...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention discloses a prototype verification device for an integrated circuit chip. The device is characterized in that the device comprises a heterogeneous CPU (Central Processing unit) module and an FPGA (Field Programmable Gate Array) module, wherein the heterogeneous CPU module comprises at least one heterogeneous CPU single board and a first external high-speed optical fiber interface; the FPGA module comprises at least one FPGA single board and a second external high-speed optical fiber interface; and the first external high-speed optical fiber interface of the heterogeneous CPU module is connected with the second external high-speed optical fiber interface of the FPGA module through an optical fiber.

Description

technical field [0001] The invention relates to the fields of electronic technology and microelectronic technology, in particular to a prototype verification device of an integrated circuit chip. Background technique [0002] In the development process of an integrated circuit (Integrated Circuit, IC) chip, in order to test whether the IC chip design is successful, tape-out must be carried out before production, but direct IC chip tape-out is easy to cause damage to the IC chip, and the cost is relatively high, so , in order to avoid the high cost and high risk caused by multiple tape-outs, it is necessary to use some effective methods to check whether the logic of the IC chip design is correct before the tape-out in the IC chip development process, that is, to carry out the prototype verification of the IC chip. [0003] Field-Programmable Gate Array (Field-Programmable Gate Array, FPGA) has the characteristics of programmable, it can repeatedly modify the logic design unti...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
CPCG06F30/34
Inventor 李聪聪
Owner SANECHIPS TECH CO LTD