I/O receiver and receiving circuit thereof
A receiving circuit and receiver technology, applied in the direction of electrical digital data processing, instruments, etc., can solve the problems of I/O receivers with many input ports, sharing, and large chip area, so as to ensure reliability and avoid the problem of internal structure Damage, improve the effect of antistatic ability
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0036] figure 1 It is a schematic diagram of a circuit structure of an I / O receiver in the prior art. refer to figure 1 , the I / O receiver includes three receiving circuits, namely: a receiving circuit 11 , a receiving circuit 12 and a receiving circuit 13 . The above three receiving circuits share the same input signal, that is, the input port pad of each receiving circuit is connected to the same input port PAD of the I / O receiver. Each receiving circuit is enabled or disabled under the control of a corresponding core control signal.
[0037] For example, when the logic high level of the input signal at the PAD port of the I / O receiver is 3.3V, the kernel control signal IE_3p3v enables the receiving circuit 11, so that the level voltage V (C_3p3v) of the output signal of the receiving circuit 11 is the same as that of the input signal Level logic changes consistent. At the same time, the kernel control signal IE_1p8v disables the receiving circuit 12, and the level volta...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


