Data interaction method of heterogeneous multi-core processor, heterogeneous multi-core processor and terminal

Abstract

The invention discloses a data interaction method of a heterogeneous multi-core processor. The invention discloses a heterogeneous multi-core processor and a terminal. The heterogeneous multi-core processor comprises a master CPU with an operating system and at least one bare computer slave CPU, The method comprises the following steps that: a master CPU (Central Processing Unit) periodically executes a master-slave mode or reads data from a preset master-read slave-write area in an equipment driving mode when receiving an interrupt or mailbox message sent from the slave CPU, and writes the data required to be updated into the preset master-write slave-write area; and when receiving an interrupt or mailbox message sent by the master CPU, the slave CPU reads and processes the updated data from the preset master-write slave read area in a structural body read-write mode, and writes the processed data into the preset master-write slave read area. According to the technical scheme, secondary caching during data interaction between the master CPU and the slave CPU can be avoided, the data interaction time between cores is greatly shortened, and reliability, integrity and the like of data interaction can be guaranteed.

Description

technical field [0001] The present invention relates to the field of communication technology, and in particular to a data interaction method of a heterogeneous multi-core processor, a heterogeneous multi-core processor and a terminal. Background technique [0002] With the increasing application of heterogeneous multi-core processors in industrial scenarios, inter-core communication is the main difficulty faced by multi-core processor systems. The quality of the communication mechanism directly affects the performance of multi-core processors. Efficient communication The mechanism is an important guarantee for the high performance of multi-core processors. [0003] However, at present, most of the communication and data interaction between multi-core processors are based on the operating system, that is, both the master and the slave end run the operating system. Communication and data interaction methods between operating systems include widely used shared memory methods,...

AI Technical Summary

Problems solved by technology

[0006] In view of the above problems, the present invention proposes a data interaction method for a heterogeneous multi-core processor, a heterogeneous multi-core processor and a terminal, by dividing and mapping the master-slave interaction data area in advance, and reading and writing the device by the master CPU. The CPU directly maps and reads and writes through the structure, which can solve the problems of low communication efficiency between cores and poor real-time performance in the existing technology

Images