Unlock instant, AI-driven research and patent intelligence for your innovation.

An error correction method and an error correction device

An error correction method and error correction device technology, applied in the field of error correction methods and error correction devices, can solve problems affecting judgment, improve DFE bit error rate, error transmission, etc., to achieve the goal of improving equalization performance and reducing bit error rate Effect

Active Publication Date: 2019-06-11
HUAWEI TECH CO LTD
View PDF8 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, since DFE is a feedback equalizer, when a signal is misjudged and a bit error occurs, it will affect the judgment of the next signal, resulting in bit error transmission and increasing the bit error rate of DFE.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • An error correction method and an error correction device
  • An error correction method and an error correction device
  • An error correction method and an error correction device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0047] First, the terms "system" and "network" in this article are often used interchangeably in this article. The term "and" in this article is only an association relationship that describes associated objects, indicating that there can be three types of relationships, for example, A and B, which can mean: A alone exists, A and B exist at the same time, and B alone exists. Happening. In addition, the character " / " in this text generally indicates that the associated objects before and after are in an "or" relationship.

[0048] This application provides an error correction method and an error correction device, which can be applied to scenarios requiring high-speed interconnection. For example, such as figure 2 As shown, the schematic diagram of the interconnection link provided in this application. Among them, such as figure 2 (A) shows the interconnection link between the chip and the chip through the channel interconnection; figure 2 (B) shows the interconnection betwee...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an error correction method and an error correction device, which relate to the technical field of communication, and can reduce the bit error rate of a DFE and improve the equalization performance. The method comprises the following steps of obtaining a decision signal of a decision feedback equalizer DFE; obtaining at least one of an input signal, an equalization output signal and a difference value of the DFE, wherein the difference value is a difference value between a level value of the judgment signal and a level value of the equalization output signal; according tothe detection of at least one of the judgment signal, the equalization output signal and the difference value, determining a symbol position at which a sudden error of the judgment signal ends; and when the symbol position is detected, performing error correction on the judgment signal according to at least one of the input signal, the balanced output signal and the difference value.

Description

Technical field [0001] This application relates to the field of communication technology, and in particular to an error correction method and an error correction device. Background technique [0002] High-speed link technology is the basic technology of chips and interfaces, including electrical and optical links. In the high-speed electrical link, the insertion loss generated when the cable or optical fiber is inserted into the transceiver will cause Inter Symbol Interference (ISI). In the high-speed optical link, the dispersion of the optical fiber and the photoelectric conversion device in the transceiver, Such as the driver (Driver), modulator (Modulator), photodetector (PIN / APD), transimpedance amplifier (TIA) and other devices' bandwidth limitations also cause ISI. Therefore, it is necessary to set an equalizer in the transceiver to compensate for ISI caused by insertion loss or under-bandwidth of the device. [0003] At present, Decision Feedback Equalizer (DFE) is a commo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L25/03H04L1/00
CPCH04L25/03146H04L25/03324H04L25/03203H04L1/0047H04L1/0061H04L1/0045H04L25/03057
Inventor 陆玉春
Owner HUAWEI TECH CO LTD