Quasi-constant voltage drop self-suspending writing method and circuit of resistive memory cell

A technology of memory cells and writing circuits, applied in static memory, instruments, etc., to avoid excessive writing time, improve durability, and avoid damage

Active Publication Date: 2021-07-27
2X MEMORY TECH CORP
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] In view of the excessive pressure of the above-mentioned memory cells and the excessive pressure time of fast writing memory cells, a method and circuit for self-suspending writing with a quasi-constant voltage drop of resistive memory are proposed to solve the problem of writing to the above-mentioned resistive memory. entry problem

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Quasi-constant voltage drop self-suspending writing method and circuit of resistive memory cell
  • Quasi-constant voltage drop self-suspending writing method and circuit of resistive memory cell
  • Quasi-constant voltage drop self-suspending writing method and circuit of resistive memory cell

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0101] refer to Figure 1A , which shows a partial circuit schematic diagram of a resistive memory writing circuit in the prior art. The conventional resistive memory write circuit 10 includes: write buffer 19 , transistor 11 , transistor 12 , transistor 14 and resistive memory unit 13 (memory cell). Two ends of the resistive memory unit 13 are respectively connected to the drain of the transistor 14 and the source of the transistor 12 . The source of the transistor 14 is connected to the negative power supply terminal (VSS), and the gate thereof is connected to the voltage VG_S. The drain of transistor 12 is connected to the source of transistor 11 and the gate thereof is connected to voltage VWL. The drain of the transistor 11 is connected to the output terminal of the write buffer 19 and its gate is connected to the voltage VG_B. The connection between the resistive memory unit 13 and the transistor 14 is a local source line 16 (local source line). The connection between...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A quasi-constant voltage drop self-aborting write method for resistive memory cells. The method includes the following steps: establishing a write voltage and a write current flowing through the resistive memory unit; replicating the write current to generate a replicate write current; making the replicate write current flow through a simulation circuit to generate a simulate write input voltage; the simulated write voltage is added to the reference voltage with a slight increase in proportion to the write time to generate a write reference voltage; and the write voltage and write current are adjusted according to the write reference voltage, resulting in resistance The voltage across the permanent memory cell remains constant or increases slightly during writing. When the replica write current reaches a predetermined target current value, a suspend signal is sent; and the suspend signal closes a related write circuit to optimize the write period of the resistive memory unit.

Description

technical field [0001] The invention belongs to the writing technology of resistive memory, and in particular relates to a self-suspending writing method and circuit of a quasi-constant voltage drop of a resistive memory unit. Background technique [0002] In electronic circuit systems, random access memory (RAM, random access memory) is one of the indispensable components. Random access memory includes: static random access memory (SRAM, static random access memory) and dynamic random access memory (DRAM, dynamic random access memory). However, the data stored in SRAM or DRAM will disappear when the system power is turned off, and cannot be stored continuously. Therefore, in an application that needs to keep saving data after the system power is turned off, it is necessary to use a memory device that can continue to keep the stored data after the power supply is stopped. Non-volatile memory (NVM, nonvolatile memory) is a memory device that can satisfy this application. ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G11C5/14
CPCG11C5/147
Inventor 黄志仁
Owner 2X MEMORY TECH CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products