Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Method for Correcting Gain Mismatch between Stages of Pipeline ADC

A mismatch correction and assembly line technology, applied in the direction of analog/digital conversion calibration/test, analog/digital conversion, code conversion, etc., can solve the problems of large limitations, achieve high real-time performance and improve accuracy

Active Publication Date: 2022-04-22
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF14 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this technique requires simultaneous sampling of the same signal, which has too many limitations

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Method for Correcting Gain Mismatch between Stages of Pipeline ADC
  • A Method for Correcting Gain Mismatch between Stages of Pipeline ADC
  • A Method for Correcting Gain Mismatch between Stages of Pipeline ADC

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] In conjunction with the accompanying drawings, the present invention is further illustrated through the embodiments.

[0042] The gain mismatch in the pipeline ADC will cause non-ideal gaps or steps in the output of the pipeline ADC. Gain mismatch can be corrected by compensating for gaps or steps so that the overall output remains linear. Based on this, if figure 2 As shown, if there is a reference channel and the correction channel to quantize the same input signal at the same time, and the reference channel is ideal, that is, the output is linear, then the inter-stage gain coefficient m can be modified through the digital background 1 , so that the output of the calibration channel maintains the same slope as the reference channel, that is, the same linearity.

[0043] D. out =D 1 +m 1 ·D BE

[0044] Taking the correction of the inter-stage gain mismatch between the i+1-th pipeline and the i-th pipeline of the correction channel in the pipeline ADC as an exam...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an interstage gain mismatch correction method of a pipeline ADC, which belongs to the technical field of analog integrated circuits. The present invention is based on the theoretical basis that the input and output characteristic curves of an ideal ADC are linear, and uses correction signals with opposite signs to make the residual transfer characteristic curves of the two channels inconsistent, thereby completing the gain correction of the nonlinear channel with the linear channel. When the pipeline ADC is a split-type or time-interleaved pipeline ADC, the two channels in the split-type or time-interleaved pipeline ADC can be used as the reference channel and the correction channel respectively; the same input signal can also be quantized twice, in which One quantization channel is used as a reference channel, and the other quantization channel is used as a correction channel to realize virtual two channels. The present invention solves the problem of gain mismatch in the pipeline ADC; proposes a method of calculating the slope based on at least three points, which improves the accuracy compared with the traditional two-point slope method; the present invention can work in the digital background and has high real-time performance .

Description

technical field [0001] The invention belongs to the technical field of analog integrated circuits, and particularly relates to a digital background correction method based on the linear relationship between ADC input and output and using its slope characteristics to complete the gain mismatch between pipeline ADC (Pipeline ADC) stages. Background technique [0002] In the interface circuit between virtual and real world, analog-to-digital converter (ADC) is an indispensable circuit module, and it is particularly important to digitize analog information quickly and accurately. Therefore, high-speed, high-precision ADC has become the key to information processing now. Pipeline ADC (Pipeline ADC) adopts a multi-stage structure to quantize the input signal according to the working method of pipeline. Thanks to this feature, it is the first choice for realizing high-speed and high-precision ADC. [0003] Such as figure 1 Shown is a traditional N-bit Pipeline ADC architecture di...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03M1/10H03M1/12
CPCH03M1/1028H03M1/1245
Inventor 宁宁罗建李成泽李靖于奇
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com