Semiconductor structure measurement and boundary feature extraction method and device

A technology of boundary features and extraction methods, which is applied in the direction of material analysis using radiation, which can solve the problems of measurement error, low precision, and indistinguishable interfaces, and achieve the effect of clear identification and enhanced contrast.

Active Publication Date: 2020-01-14
YANGTZE MEMORY TECH CO LTD
View PDF22 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In the prior art, measurement tools can be used to measure the general simple shape of semiconductor devices or the single and large critical dimensions of semiconductor devices, but for complex structures with small critical dimensions (such as 3D NAND) Said, the measurement tool in the prior art can not meet the needs, the main reasons are as follows:
[0004] 1. For example, when using an electron microscope to observe the channel hole in a 3D memory device, since the photo grayscale of the polysilicon channel layer and the tunneling layer filled in the channel hole are almost the same, the interface between the two cannot be distinguished, so Pr

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor structure measurement and boundary feature extraction method and device
  • Semiconductor structure measurement and boundary feature extraction method and device
  • Semiconductor structure measurement and boundary feature extraction method and device

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0046] Hereinafter, the present invention will be described in more detail with reference to the accompanying drawings. In the various figures, identical elements are indicated with similar reference numerals. For the sake of clarity, various parts in the drawings have not been drawn to scale. Also, some well-known parts may not be shown. For the sake of simplicity, the semiconductor structure obtained after several steps can be described in one figure.

[0047] It should be understood that when describing the structure of a device, when a layer or a region is referred to as being "on" or "over" another layer or another region, it may mean being directly on another layer or another region, or Other layers or regions are also included between it and another layer or another region. And, if the device is turned over, the layer, one region, will be "below" or "beneath" the other layer, another region.

[0048] If it is to describe the situation directly on another layer or an...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a semiconductor structure measurement and boundary feature extraction method and device. The boundary feature extraction method comprises the steps: obtaining a profile image,output by a transmission electron microscope, of a semiconductor structure, wherein the profile image comprises a cross-section graph of at least one hole, the plane where the cross-section graph is located being perpendicular to the axial direction of the hole; screening out a first preset pattern by using the energy filtering transmission electron microscopy technology; and identifying the boundary of the first preset pattern, wherein the first preset pattern is formed by polysilicon in the hole. According to the boundary feature extraction method, by utilizing the special characteristic ofinteraction between the polysilicon and electrons, the contrast of the first preset pattern is enhanced, and the purpose of clearly identifying the boundary of the first preset pattern is achieved.

Description

technical field [0001] The present invention relates to semiconductor technology, and more specifically, to a semiconductor structure measurement and boundary feature extraction method and device thereof. Background technique [0002] With the miniaturization of semiconductor devices, the critical dimensions of semiconductor devices have been reduced to the nanometer level, which means that the critical dimensions will determine the performance of semiconductor devices. Therefore, it is necessary to accurately measure the critical dimensions and grasp the critical dimensions at the nanometer level The degree of change has become an essential link. [0003] In the prior art, measurement tools can be used to measure the general simple shape of semiconductor devices or the single and large critical dimensions of semiconductor devices, but for complex structures with small critical dimensions (such as 3D NAND) Said, the measurement tool in the prior art can not meet the needs, ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G01N23/04
CPCG01N23/04
Inventor 魏强民卢世峰朱宏斌张正飞夏仲仪
Owner YANGTZE MEMORY TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products