Tunneling field effect transistor and forming method thereof

A tunneling field effect and transistor technology, which is applied in the fields of semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc. Shorter time and better performance

Pending Publication Date: 2020-02-21
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF0 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, the quality of the source region of the tunneling field effect transistor with the tunneling dielectric l

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Tunneling field effect transistor and forming method thereof
  • Tunneling field effect transistor and forming method thereof
  • Tunneling field effect transistor and forming method thereof

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0034] As mentioned in the background art, the performance of tunneling field effect transistors is poor.

[0035] An embodiment of a method for forming a tunneling field effect transistor includes: providing a substrate, the substrate is silicon-on-insulator, the substrate has a gate structure and sidewalls covering the sidewalls of the gate structure, and the gate The electrode structure covers part of the surface of the substrate; a source region and a drain region are formed in the substrate on both sides of the gate structure, and the drain region is doped with boron ions; the top silicon layer of the source region substrate is removed quickly; Annealing treatment forms a tunnel dielectric layer in the source region, the tunnel dielectric layer covers the sidewall of the substrate under the gate structure; a polysilicon layer is formed in the source region, and arsenic ions are doped in the polysilicon layer.

[0036] However, the material of the source region of the tunneling...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Login to view more

Abstract

The invention relates to a tunneling field effect transistor and a forming method thereof. The forming method comprises steps that a substrate is provided, the substrate comprises a base, an insulating layer located on the base and a semiconductor layer located on the insulating layer, and a source region, a drain region and a channel region located between the source region and the drain region are arranged in the semiconductor layer; the channel region of the semiconductor layer is removed, and an opening is formed in the semiconductor layer, and a side wall of the opening exposes the sourceregion and the drain region; first ion implantation of the side wall of the source region of the opening is performed; after first ion implantation, oxidation treatment is carried out on a surface ofa side wall of the drain region and a surface of a side wall of the source region of the opening, a first oxide layer is formed on a surface of the side wall of the drain region, a second oxide layeris formed on a surface of the side wall of the source region, and the thickness of the second oxide layer is larger than that of the first oxide layer; the first oxide layer and the second oxide layer are etched till the surface of the side wall of the drain region of the opening is exposed, and a tunneling dielectric layer is formed on the surface of the side wall of the source region. The forming method is advantaged in that a device formed by the method is good in performance.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a tunneling field effect transistor and a forming method thereof. Background technique [0002] As the feature size of Metal Oxide Semiconductor Field Effect Transistor (MOSFET, Metal Oxide Semiconductor Field Effect Transistor) decreases continuously, negative effects such as short channel effect of the device are increasingly aggravated. Due to the theoretical limit of KT / q, the sub-threshold swing of traditional MOSFET devices is already close to the limit value of 60mV / dec and cannot be further reduced. Therefore, as the threshold voltage of the device decreases, the leakage current in the subthreshold region continues to increase, and the dynamic power consumption of the device cannot be ignored, which has gradually become an important factor restricting the development of integrated circuits. [0003] Tunneling Field Effect Transistor (TFET, Tunneling Field Effec...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L29/778H01L29/06H01L21/336H01L29/417H01L21/266
CPCH01L29/778H01L29/0603H01L29/0684H01L29/66477H01L29/41725H01L21/266
Inventor 刘金华
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products