Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

FPGA-based high-speed data transmission system frame synchronization parallel implementation method

A system frame, high-speed technology, applied in the field of FPGA-based high-speed data transmission system frame synchronization and parallel implementation, to achieve the effect of taking into account detection probability and false detection probability, reducing calculation delay, and achieving simplicity

Active Publication Date: 2020-12-18
湖南国科锐承电子科技有限公司
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, in the high-speed data transmission system involved in this method, the system sampling rate is as high as several GHz, and the existing hardware and software cannot be realized through a single channel. Therefore, multi-channel parallel design is required

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA-based high-speed data transmission system frame synchronization parallel implementation method
  • FPGA-based high-speed data transmission system frame synchronization parallel implementation method
  • FPGA-based high-speed data transmission system frame synchronization parallel implementation method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0050] The highest data transmission rate of the system is 6 Gbit / s, and the sampling rate of AD is 2.6 GHz, which is output in parallel by 8 routes, and the clock of each route is 325 MHz. The frame format of the high-speed data transmission system is attached figure 1 As shown, it includes frame header and data. The data part adopts OFDM modulation of QPSK or 64QAM. There are 15 OFDM symbols in one frame, each symbol contains 1024 subcarriers, and the CP length is 1 / 32 symbol length.

[0051] After quadrature down-conversion and filtering processing, each subcarrier is sampled according to one sample point, and the frame header has a total of 1056 sample points. BPSK single-carrier modulation is adopted, and the length is the same as that of one OFDM symbol. The length of the register for receiving signals is designed to be 1063, and the length of the register for the square sum of the signal amplitudes of 8 channels is 132.

[0052] The implementation process of receivin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an FPGA-based high-speed data transmission system frame synchronization parallel implementation method, which has certain advantages compared with the existing method, and comprises the following steps of: firstly, introducing a stepping factor d into an MM algorithm to reduce the calculation complexity of the algorithm, change the estimation range and reduce the estimationprecision loss; then under a certain estimation precision, enabling the estimation range of the method to be larger than that of a Fitz algorithm, and therefore, because the method separates the estimation range from the estimation precision, the method irons out the defect that the high estimation precision is achieved at the cost of sacrificing the estimation range. Through experimental comparison, the method is more flexible and applicable than an MM algorithm and a Fitz algorithm.

Description

technical field [0001] The invention relates to the technical field of wireless communication synchronization, in particular to a method for parallel realization of frame synchronization in an FPGA-based high-speed data transmission system. Background technique [0002] Orthogonal frequency division multiplexing (OFDM) technology is a special multi-carrier modulation technology. Due to its advantages of effectively resisting the effects of multipath fading, high spectrum utilization, easy implementation, and easy use in combination with other access methods, It has been widely used and is the key technology of the next generation of mobile communication. Different from single-carrier systems, OFDM systems have high requirements on synchronization technology, because the inter-symbol interference and inter-subcarrier interference introduced by synchronization errors will destroy the orthogonality between sub-carriers and affect system performance. Therefore, as described in ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L27/26
CPCH04L27/2656
Inventor 胡登鹏姜南朱江杨虎高凯杨军李二保王新建
Owner 湖南国科锐承电子科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com