Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

3results about How to "Reduce calculation delay" patented technology

A Robot End-to-End Closed-Loop Control Method and System Based on Multimodal Perception Fusion

PendingCN122274973Aaccurate identificationComprehensive recognitionFault toleranceDecision control
This invention relates to the field of robot control technology, specifically to an end-to-end closed-loop control method and system for robots based on multimodal perception fusion. It includes: a perception access layer for standardized access to data from multiple sensor types; a fusion processing layer for spatiotemporal alignment and multimodal fusion processing of the standardized access data; a decision control layer for generating execution instructions based on the fusion processing results; and an execution feedback layer for feeding back the execution status to the fusion processing layer to form closed-loop control. This technical solution can solve the problems of standardized access and real-time fusion of multi-source heterogeneous data, and construct a closed-loop control architecture with high fault tolerance and low latency.
Owner:重庆中科汽车软件创新中心

A hardware implementation algorithm for image connected component labeling

ActiveCN116091297BReduce calculation delayReduce processing latencyImage enhancementImage analysis
This invention relates to the field of image processing technology, and in particular to a hardware implementation algorithm for image connected component labeling. The hardware implementation architecture of the connected component labeling algorithm adopts a pixel-based approach for connected component labeling. The equivalence table structure uses a one-dimensional array. The computational architecture includes an initial labeling and equivalence table storage module, an equivalence table copying and updating module, a coordinate recording and updating module, and an adjacent row label storage and comparison module. Based on the characteristics of connected components in binary images, this invention performs copying and updating operations on the equivalence table according to the image behavior cycle, effectively reducing processing latency and forming a high-efficiency computational architecture for connected component labeling based on FPGA.
Owner:WUHAN HUAZHONG TIANYI INTELLIGENT TECH CO LTD

Partial discharge signal extraction method and device for active protection device of transformer

The invention discloses a partial discharge signal extraction method and device for a transformer active protection device, and the method comprises the steps: collecting a partial electric signal of a transformer, and marking a preliminary suspicious moment if the partial electric signal is greater than an electric signal threshold value; reading back local electric signals at a plurality of sampling moments before the preliminary suspicious moment, acquiring local electric signals at a plurality of sampling moments after the preliminary suspicious moment, and performing Fourier transform on the local electric signals one by one to obtain frequency spectrum signals; selecting signal amplitudes of characteristic frequency points in the frequency spectrum signal, and comparing the signal amplitudes with an amplitude threshold one by one; and if a plurality of signal amplitudes are simultaneously greater than the amplitude threshold, marking the preliminary suspicious moment as a height suspicious moment, and reporting the height suspicious moment to the active protection device. By adopting the technical scheme, the requirements on the operand and the storage capacity are effectively reduced, and the real-time operation on the transformer can be realized.
Owner:NARI TECH CO LTD +1