Check patentability & draft patents in minutes with Patsnap Eureka AI!

High-voltage testing method of stack testing machine channel

A technology of high-voltage testing and testing machines, applied in electronic circuit testing, automated testing systems, etc., can solve the problems of reduced precision, different procurement, waste of low-voltage modules, etc., and achieve the effect of improving output accuracy and reducing costs

Pending Publication Date: 2021-05-25
SANDTEK SEMICON TECH (SHANGHAI) LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But usually the automatic testing machines of most manufacturers cannot directly provide high voltage above 100V. The usual method is to use a specially designed high-voltage module to amplify the voltage output range. In terms of output voltage, the disadvantage of this method is that the accuracy deteriorates. Because the added one-stage operational amplifier circuit introduces a second-stage error, resulting in poorer output voltage accuracy
In terms of measuring voltage, the accuracy also deteriorates, because the number of ADC digits measured does not increase, but the voltage range expands, and the conversion accuracy will inevitably decrease.
At the same time, due to the use of specially designed high-voltage modules, users need to purchase different equipment modules, which also causes waste of customers' existing low-voltage modules and increases test costs.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-voltage testing method of stack testing machine channel
  • High-voltage testing method of stack testing machine channel
  • High-voltage testing method of stack testing machine channel

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] The present invention will be further described below according to the accompanying drawings.

[0031] Such as figure 1 As shown, the existing technology is to use a specially designed high-voltage module to amplify the voltage output range. In terms of output voltage, the disadvantage of this approach is that the accuracy is deteriorated, because the added one-stage operational amplifier circuit introduces a second-stage error , leading to poor accuracy of the output voltage.

[0032] Such as figure 2 As shown, it is a schematic diagram of the principle of the present invention, which isolates different voltage output and detection channels, so that different channels can be stacked, and each channel can output a voltage of 8-10V, and the output can be achieved by stacking the positive and negative terminals. The purpose of high voltage, while reducing the cost and improving the output accuracy.

[0033] Such as image 3 As shown, a high-voltage test method for st...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to the technical field of semiconductor testing, and particularly relates to a high-voltage testing method of a stack testing machine channel. The method specifically comprises the steps of S1, starting power-on initialization; S2, starting a self-check test, and if the self-check test passes, judging whether user grouping configuration is carried out or not, if not, sending a non-passing signal to the main control system; S3, judging whether user grouping configuration is carried out or not, if so, carrying out channel stacking processing configuration and suppression circuit noise processing configuration, and if not, directly entering channel configuration; S4, entering channel configuration; S5, carrying out channel self-inspection, and if self-inspection is successful, enabling the whole machine to complete self-inspection, and if the self-inspection is unsuccessful, sending an unsuccessful signal to the main control system; S6, enabling the whole machine to complete self-inspection; and S7, ending. Compared with the prior art, different voltage output and detection channels are isolated, so that different channels can be stacked for use, each channel can output 8-10V voltage, and the purpose of outputting high voltage is achieved through stacking of positive and negative ends.

Description

technical field [0001] The invention relates to the technical field of semiconductor testing, in particular to a high-voltage testing method for stacking testing machine channels. Background technique [0002] In the field of chip testing, there is often a need to measure and provide high voltage. In practical applications, the voltage range often needs to cover more than 100V. The automatic testing machine not only needs to provide a voltage of more than 100V as a power supply, but also needs to accurately measure the corresponding voltage. But usually the automatic testing machines of most manufacturers cannot directly provide high voltage above 100V. The usual method is to use a specially designed high-voltage module to amplify the voltage output range. In terms of output voltage, the disadvantage of this method is that the accuracy deteriorates. Because the added one-stage operational amplifier circuit introduces a second-stage error, the accuracy of the output voltage ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G01R31/28
CPCG01R31/2834
Inventor 魏津张经祥杜宇
Owner SANDTEK SEMICON TECH (SHANGHAI) LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More