Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A waste treatment method and device suitable for PCB board production process

A production process and waste disposal technology, applied in grain processing, special data processing applications, CAD circuit design, etc., can solve the problems of wasting manpower, unable to be absorbed and cleaned, affecting the normal part of PCB processing, etc., to achieve the purpose and advantages are simple and easy understand the effect

Active Publication Date: 2021-12-10
杭州捷配信息科技有限公司
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In the process of PCB board processing, it is often necessary to remove unnecessary parts of the PCB board according to the shape of the graphic file, and then use the machine to absorb and clean the removed waste, but if the size of the waste is too large, it will not be able to be processed. Suction cleaning, the waste that cannot be absorbed will affect the subsequent processing of the normal part of the PCB
At present, for the situation where such waste is too large, the method adopted is that CAM engineers manually identify the waste area that exceeds the size, and add gong knife routing to the waste area to break up the excessive waste. However, this method CAM engineers are required to artificially identify excessively large waste areas, and the accuracy of identification is entirely dependent on the professional capabilities of the CAM engineers, resulting in a waste of manpower and labor-intensive manual routing of gongs and knives to excessively large waste areas. inaccurate question

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A waste treatment method and device suitable for PCB board production process
  • A waste treatment method and device suitable for PCB board production process
  • A waste treatment method and device suitable for PCB board production process

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0023] The embodiment of the present application provides a waste treatment method suitable for the PCB board production process, which can realize the identification of the waste area on the PCB board, and increase the routing of gongs and cutters for the excessive waste area, so that the PCB can be processed during the processing process. The purpose of crushing the oversized waste in the process. It is worth mentioning that this solution focuses on the identification of the waste area on the PCB panel. The waste area on a single PCB board is often determined, and the PCB panel includes multiple PCB sub-boards. It will take time and effort to manually identify the waste area formed between them, and the waste area on the PCB board spliced ​​by multiple PCB sub-boards is often larger and needs to be broken up.

[0024] Specifically, refer to figure 1 and image 3 , the method includes:

[0025] Obtaining a jigsaw file showing the graphic shape of the main jigsaw, wherein t...

Embodiment 2

[0052] Based on the same idea, refer to Figure 7 , the application also proposes a waste treatment device suitable for PCB board production process, including:

[0053] The jigsaw file acquisition unit 301 is used to acquire the jigsaw file showing the graphic shape of the main jigsaw, wherein the main jigsaw is spliced ​​by at least two sub-panels;

[0054] The first waste area acquisition unit 302 is configured to construct at least two network connected graphs based on the lines on the jigsaw file to form a first network connected graph set, and delete the network connection with the largest circumscribed matrix area in the first network connected graph set Obtaining a second set of network connectivity graphs, and performing inclusion comparison on the second set of network connectivity graphs to distinguish and obtain the sub-panel network connectivity graphs and the first waste area;

[0055] The second waste area acquiring unit 303 is configured to acquire closed figu...

Embodiment 3

[0059] This embodiment also provides an electronic device, refer to Figure 8 , including a memory 404 and a processor 402, the memory 404 stores a computer program, and the processor 402 is configured to run the computer program to perform any of the steps in any of the above embodiments of the waste treatment method applicable to the PCB board production process.

[0060] Specifically, the processor 402 may include a central processing unit (CPU), or an Application Specific Integrated Circuit (ASIC for short), or may be configured to implement one or more integrated circuits in the embodiments of the present application.

[0061]Wherein, the memory 404 may include a mass memory 404 for data or instructions. For example without limitation, the memory 404 may include a hard disk drive (HardDiskDrive, referred to as HDD), a floppy disk drive, a solid state drive (SolidStateDrive, referred to as SSD), flash memory, optical disk, magneto-optical disk, tape or Universal Serial Bus...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The application proposes a waste treatment method and device applicable to the PCB board production process, comprising the following steps: obtaining a panel file showing the graphic shape of the main panel, wherein the main panel is spliced ​​by at least two sub-panels; based on Lines on the jigsaw file construct at least two network connected graphs to form the first network connected graph set, delete the network connected graph with the largest circumscribed matrix area in the first network connected graph set to obtain the second network connected graph set, and for the second network connected graph Comparing the sets to distinguish and obtain the sub-panel network connectivity graph and the first waste area; obtaining the closed graphs in each sub-panel network connectivity graph, and classifying the closed graphs based on the size and area of ​​the closed graphs to obtain at least one summary closed graph set , delete the summary closed graphics with the largest area in the summary closed graphics set to obtain the second waste area, which can accurately identify the waste on the PCB board and arrange the routing of the gong knife to realize the smashing of large waste.

Description

technical field [0001] The present application relates to the field of big data mining, in particular to a waste treatment method and device suitable for PCB board production process. Background technique [0002] One of the most important links from design completion to processing and manufacturing of electronic products is the processing of PCB circuit boards, and most of the bare boards processed by PCBs are assembled by placement machines, so when the size of the designed PCB board is When it is very small, in order to make small-sized PCB boards can also be placed on the placement machine for assembly, it is necessary to assemble small PCB boards; when the designed PCB size is particularly large, multiple PCB boards can also be assembled. Panel processing to obtain PCB boards of the required size, and then process the PCB boards that meet the required size according to the requirements of the customized Gerber graphics file. [0003] In the process of PCB board process...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H05K3/00G06F30/39B02C25/00
CPCH05K3/00H05K3/0044G06F30/39B02C25/00
Inventor 周邦兵陈浪涛蔡熙炫
Owner 杭州捷配信息科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products