System-level testing device for high-speed serial differential bus of SOC ship
A test device, high-speed serial technology, applied in faulty hardware testing methods, error detection/correction, detection of faulty computer hardware, etc. The effect of high efficiency and reduced requirements
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0062] Referring to the drawings, wherein like reference numerals represent like components, the principles of the present invention are exemplified when implemented in a suitable computing environment. The following description is based on illustrated specific embodiments of the invention, which should not be construed as limiting other specific embodiments of the invention not described in detail herein.
[0063] refer to figure 1 , the system-level test device 100 of the SOC chip high-speed serial differential bus of an embodiment of the present invention can realize the system-level test to the SOC chip, and the system-level test device 100 includes a backplane bus, a first board 11 and a second Board 12.
[0064] The first plate card 11 comprises a main control communication module 13, a DUT control test module 14 and at least one functional test module group, wherein each functional test module group includes an HDMI TX functional test module 15, an HDMI RX functional t...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


