Chip interconnection circuit based on TileLink and data transmission method
A data transmission method and data technology, applied in the direction of electrical digital data processing, instruments, etc., can solve the problems of incomplete TileLink bus channel, incomplete bus operation and transmission, etc., and achieve the effect of avoiding bus deadlock
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0082] This embodiment provides a chip interconnection circuit based on TileLink, the interconnection circuit includes: a sending end and a receiving end; the sending end and the receiving end are respectively set in the first chip and the second chip using the TileLink bus , the first chip is connected to the second chip, and the interconnection circuit implements inter-chip interconnection and data transmission between the first chip and the second chip;
[0083]The sending end includes: a first TileLink serialization and deserialization module, a first Serdes control module; the first TileLink serialization and deserialization module is used to unify the format and serialize the received data from the TileLink bus and send it to The first Serdes control module is also used to recover the serialized data received from the first Serdes control module into data corresponding to the channel of the TileLink bus, and transmit it to the TileLink bus;
[0084] The receiving end inc...
Embodiment 2
[0087] This embodiment provides a chip interconnection circuit based on TileLink, which serially transmits data on several parallel channels of the TileLink bus through SerDes to complete data transmission across chips.
[0088] According to the interconnection architecture of this embodiment such as figure 1 and figure 2 as shown, figure 1 It is a schematic diagram of the chip architecture at the sending end of the inter-chip interconnection circuit, figure 2 It is a schematic diagram of the chip architecture of the receiving end of the inter-chip interconnection circuit; the interconnection architecture of the interconnection architecture includes a sending end and a receiving end. The chip 2 of the bus, the txp of the chip 1 is connected to the rxp of the chip 2, the txn of the chip 1 is connected to the rxn of the chip 2, the rxp of the chip 1 is connected to the txp of the chip 2, The rxn of the chip 1 is connected to the txn of the chip 2 to realize the inter-chip i...
Embodiment 3
[0103] This embodiment provides a chip interconnection data transmission method based on the TileLink bus, which is implemented based on the chip interconnection circuit in Embodiment 2. During the data stream transmission process of the method, when the TileLink buses A, C, and E in the chip 1 When a channel initiates a message, the method includes the steps of:
[0104] Step 1: The channel arbitration module in the chip 1 unifies the data of the three channels A, C, and E of the TileLink bus. The new data format is shown in Table 1, including chanId indicating the channel of the source, and opcode indicating the channel message type , param indicates the parameter code, size indicates the logarithm of the size of the data carried, source indicates the source device ID, address indicates the target address of the operation, data indicates the data carried in the message, corrupt indicates whether the data carried in the message is wrong, and union indicates whether the channel...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



