Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Code rate compatible multi-element LDPC code bit-level punching method

A technology compatible with LDPC codes and bit rates, applied in the field of electronic communication, can solve the problems of high error probability of information recovery and high bit error rate of punching nodes, and achieve increased complexity, low bit error rate, and low probability of information recovery errors Effect

Pending Publication Date: 2022-05-13
NANJING UNIV OF INFORMATION SCI & TECH
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The meaning of puncturing is to increase the code rate and shorten the length of codewords involved in transmission by puncturing part of the parity bits. For multivariate LDPC codes, most of the current puncturing algorithms are based on symbol Level punching, that is, all the information of the variable nodes is punched, and the information recovery error probability of the punched nodes is high during decoding, and the bit error rate will also be high

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Code rate compatible multi-element LDPC code bit-level punching method
  • Code rate compatible multi-element LDPC code bit-level punching method
  • Code rate compatible multi-element LDPC code bit-level punching method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0042] The present invention provides a technical solution: a bit-level punching method of multiple LDPC codes with compatible code rates, comprising the following steps:

[0043] Obtain the number of iterations, and group the variable nodes of the binary mirror matrix according to the number of iterations;

[0044] Extract the bit and sign bit of the grouping variable node, and output the position of the punching variable node.

[0045] It is not difficult to find through the above steps that the bit-level punching algorithm of the present invention includes two parts, that is, firstly group the variable nodes of the binary mirror matrix according to the number of iterations, and secondly determine the bits of the grouping variable nodes so as to output the punching variable nodes. position, so that in the case of only one pair of codecs, any change from low code rate to high code rate can be realized, and at the same time, the complexity of the system will not be increased w...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a bit-rate-compatible multivariate LDPC (Low Density Parity Check) code bit-level punching method in the technical field of electronic communication, which comprises the following steps of: acquiring the number of iterations, and performing grouping processing on variable nodes of a binary mirror image matrix according to the number of iterations; according to the method, the bit rate is effectively reduced, the decoding effect is enhanced while the code rate of the multivariate LDPC code is improved, and the method has the advantages that the information recovery error probability of the punching node during decoding is low, the bit rate is low and the like.

Description

technical field [0001] The invention relates to the technical field of electronic communication, in particular to a multi-element LDPC code bit-level punching method with code rate compatibility. Background technique [0002] With the rapid development of large-scale integrated circuit technology, in terms of hardware equipment, the processing speed of wireless communication systems is getting faster and faster, and advanced channel coding technology that is relatively close to Shannon's capacity limit has been widely used. Error-correcting codes are one of the main methods to improve communication quality, mainly including Turbo codes, BCH codes, LDPC codes, etc. Among them, the decoding complexity of LDPC codes is lower, and it is closer to the Shannon capacity limit under the performance of long codes. Multivariate LDPC codes have the characteristics of strong burst resistance, strong error correction capability, and small decoding delay, making multivariate LDPC codes mo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03M13/00H03M13/11
CPCH03M13/6393H03M13/1131
Inventor 谢莉周华石双颖
Owner NANJING UNIV OF INFORMATION SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com