Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and system for fault isolation for PCI bus errors

A PCI bus, error technology, applied in the field of fault isolation, can solve the problems of difficult fault isolation, wide performance range, large number, etc., to achieve the effect of reducing fuzzy judgment

Inactive Publication Date: 2004-04-21
IBM CORP
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although standard facilities have the ability to catch errors, the number of possible failure conditions is large, thus making the PCI architecture allowable performance range wide
This makes it very difficult to isolate the fault to the specific faulty component

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and system for fault isolation for PCI bus errors
  • Method and system for fault isolation for PCI bus errors
  • Method and system for fault isolation for PCI bus errors

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0016] The present invention relates to fault isolation for PCI architectures. The following description is written to enable one of ordinary skill in the art to make and use the invention, and is written in accordance with the terms and requirements of the patent application. Those skilled in the art will readily appreciate that various modifications can be made to the preferred embodiment and that the general principles herein can be applied to other embodiments. Therefore, the present invention is not limited to the embodiments presented here, and its application scope is extremely wide according to the basic principles and performances described here.

[0017] figure 1 A basic block diagram of a general purpose computer system to which the invention may be applied is shown. As shown in the figure, the computer system of the present invention has a processor 10 (such as a Power PC processor produced by IBM Corporation) coupled to memory 12, namely RAM (Random Access Memor...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Method and system aspects for fault isolation on a bus are provided. In a method aspect, a method for isolating a fault condition on a bus of a computer system, the computer system including an input / output (I / O) subsystem formed by a plurality of I / O devices communicating via the bus, includes categorizing, in a recursive manner, the I / O subsystem, and isolating a source of an error condition within the I / O subsystem. Further, the I / O subsystem communicates via a peripheral component interconnect, PCI, bus. In a system aspect, a computer system for isolating a fault condition on a PCI bus includes a processing mechanism, and an input / output mechanism, coupled to the processing mechanism.

Description

[0001] The present invention is related to the following invention patent applications: [0002] Application Number topic Date of Application 08 / 829,017 (JAS675R) Processing method and processing system for error detection shutdown error March 31, 1997 08 / 829,018 (JAS677P) available and unavailable software to read the computer system Fault Isolation Register Error Collection Adjustments March 31, 1997 08 / 829,016 (JAS678P) fault isolation in computer systems machine inspection processing March 31, 1997 08 / 829,089 (JAS679P) Method and system for recovering a reboot program March 31, 1997 08 / 829,090 (JAS693P) Supervise electronic computer systems Methods and systems for operations March 31, 1997 technical field [0003] This invention relates generally to input / output operations of computer systems, and more particularly ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F11/00G06F11/22G06F11/267G06F13/00
CPCG06F11/221G06F11/2205G06F11/2273
Inventor C·A·麦劳克林A·基特阿蒙
Owner IBM CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com