Unlock instant, AI-driven research and patent intelligence for your innovation.

A device and method to eliminate signal burr

A technology for eliminating signals and burrs, which is applied in the field of signal processing, can solve problems such as narrow adaptation surface, and achieve the effect of wide adaptation range

Inactive Publication Date: 2007-05-16
VIMICRO CORP
View PDF0 Cites 27 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0017] The main disadvantage of the above-mentioned deburring methods is that each method is only applicable to a specific application scenario, not a general deburring method, and the adaptability is narrow

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A device and method to eliminate signal burr
  • A device and method to eliminate signal burr
  • A device and method to eliminate signal burr

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] The present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0046] FIG. 3 is a diagram of a device for eliminating burrs in signals provided by an embodiment of the present invention. As shown in FIG. 3 , it mainly includes: a signal delay sampling circuit and a burr-free signal generation circuit, wherein:

[0047] Signal delay sampling circuit: used to perform N+m-level delay processing on the input interface signal to be deburred. The delay time of two adjacent stages is equal to Tclk-q, which will be obtained by the m+1~N+m-th stage delay processing The m+1-m+N-th stage delay signals of the signals are output to the glitch-free signal generation circuit.

[0048] Here, Tclk-q is the effective edge at the clock terminal of the latch, that is: the time between the moment of rising or falling edge and the moment when the output of the latch changes; N is the maximum width of the burr to be el...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The disclosed device for eliminating signal burr includes a delay sampling circuit and a no-burr signal generator. Wherein, the relative method comprises: determining the delay level according to the maximal width of target burr to delay interface signal; taking logic ADD and logic OR operation to all delayed signal to obtain final signal. This invention has wide application range.

Description

technical field [0001] The invention relates to the technical field of signal processing, in particular to a device and method for eliminating signal burrs. Background technique [0002] The advancement of semiconductor technology has made the operating frequency of electronic systems higher and higher, and more and more radio frequency, analog and digital components are integrated on the same platform or even on a system-on-chip (SoC). As a result, the interface signals of the chip are more and more susceptible to interference, resulting in glitches. The so-called glitch is a signal whose width is smaller than the defined minimum width. How to eliminate burrs has become the most common problem in chip interface module design. [0003] Figure 1 shows a schematic diagram of the glitch generation process. As shown in Figure 1, the output signal of chip 1 passes through the output circuit of chip 1, the signal transmission line, and the input circuit of chip 2 to generate an ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03K5/00H03K5/1252G06F13/38
Inventor 马凤翔
Owner VIMICRO CORP