Method of manufacturing a semiconductor device

a manufacturing method and semiconductor technology, applied in semiconductor devices, semiconductor/solid-state device details, electrical devices, etc., can solve the problem of becoming very difficult to effect under-fill sealing of flip-chip bonded portions of such semiconductor devices, and achieve the effects of preventing resin adhesive, reducing thickness, and preventing separation

Inactive Publication Date: 2005-06-30
RENESAS ELECTRONICS CORP
View PDF2 Cites 20 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0011] It is an object of the present invention to provide a semiconductor device and a method of manufacturing the same, in which the reliability of the device can be improved.
[0041] The rear surface of the semiconductor wafer is ground to reduce the thickness, and, further, irregularities on the rear surface of the semiconductor wafer are removed by flattening the rear surface. Thereby, it is possible to prevent the resin adhesive from rising onto the back surface of a chip during flip-chip bonding, and to prevent separation between the back surface of the chip and the sealing resin and between the back surface of the chip and the die bonding material of a second semiconductor chip. As a result, the above-described separation and cracking previously caused by a high-temperature treatment used during assembly or mounting of a semiconductor device can be prevented. Accordingly, the reliability of the semiconductor device can be improved.

Problems solved by technology

In addition, due to a reduction in the pitch of the pads, it is becoming very difficult to effect under-fill sealing of a flip-chip bonded portion of such a semiconductor device because the permeation of a resin takes time.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of manufacturing a semiconductor device
  • Method of manufacturing a semiconductor device
  • Method of manufacturing a semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

embodiments

[0061] The semiconductor device of the embodiment shown in FIG. 1 has a structure in which a semiconductor chip is flip-chip bonded to a wiring substrate. In this embodiment, an SIP (System In Package) 16 having four semiconductor chips and which is sealed with a resin will be described as an example of the above-mentioned semiconductor device.

[0062] The SIP 16 comprises a first semiconductor chip 1 for control, a second semiconductor chip 2, a third semiconductor chip 3 and a fourth semiconductor chip 4, each having a memory circuit. The first semiconductor chip 1 of these semiconductor chips is flip-chip bonded to a packaging board 5, which serves as a wiring substrate, through projecting electrodes, and the second semiconductor chip 2 is formed over the first semiconductor chip 1. The third semiconductor chip 3 is mounted over the packaging board 5, and the fourth semiconductor chip 4 is mounted over the third semiconductor chip 3 in such a manner that their main surfaces 3a and...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A method of manufacturing a semiconductor device, includes the steps of: grinding the rear surface of a semiconductor wafer to reduce its thickness; flattening the rear surface of the semiconductor wafer; dividing the semiconductor wafer into a plurality of semiconductor chips; forming gold bumps on the electrodes of the plurality of semiconductor chips; applying NCP to the front surface of a packaging board; and arranging the semiconductor chips over the packaging board through the NCP and pressing the back surfaces of the semiconductor chips to flip-chip bond the semiconductor chips to the packaging board. Therefore, it is possible to prevent NCP from rising onto the back surfaces of the semiconductor chips at the time of flip-chip bonding, whereby separation and cracking caused by a high-temperature treatment for assembly and mounting of a semiconductor device can be prevented and the reliability of the semiconductor device can be improved.

Description

CROSS-REFERENCE TO RELATED APPLICATION [0001] The present application claims priority from Japanese patent application No. 2003-426943, filed on Dec. 24, 2003, the content of which is hereby incorporated by reference into this application. BACKGROUND OF THE INVENTION [0002] The present invention relates in general to a semiconductor device and to a method of manufacturing the same. Specifically, it relates to a technology that may be effectively used for flip-chip bonding. [0003] For conventional flip-chip bonding using an adhesive, a semiconductor device having multi-stepped flanks is bonded to a circuit board. The semiconductor device and the circuit board are thermally bonded together through a detection member or an interposed member having a multi-layered structure, and the interposed member is broken or separated so as to be removed as required after bonding (refer to, for example, patent document 1). [0004] [Patent document 1] Japanese Unexamined Patent Publication No. 2000-2...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L21/50H01L21/56H01L21/60H01L23/02H01L23/31H01L25/065H01L25/07H01L25/16H01L25/18
CPCH01L21/563H01L2224/73265H01L24/16H01L24/81H01L25/0657H01L2224/1134H01L2224/13099H01L2224/13144H01L2224/16225H01L2224/32145H01L2224/32225H01L2224/48091H01L2224/48227H01L2224/48465H01L2224/73203H01L2224/73204H01L2224/75252H01L2224/81001H01L2224/81193H01L2224/81801H01L2224/83001H01L2224/83192H01L2224/92247H01L2225/06517H01L2225/06555H01L2225/06562H01L2924/01005H01L2924/01029H01L2924/01033H01L2924/01074H01L2924/01078H01L2924/01079H01L2924/01082H01L2924/10158H01L2924/15311H01L2924/3011H01L24/32H01L24/48H01L2924/01006H01L2924/014H01L24/29H01L2224/45144H01L24/75H01L23/3128H01L2924/00014H01L2924/00H01L2924/00012H01L2924/3512H01L2224/45147H01L2924/181H01L24/45H01L24/73H01L2224/05573H01L2224/05568H01L2224/73253H01L2224/05599H01L21/60
Inventor KINOSHITA, NOBUHIROKONNO, JUMPEI
Owner RENESAS ELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products