Fan-out wafer level package

a technology of fan-out wafers and level packages, which is applied in the direction of electrical equipment, semiconductor devices, semiconductor/solid-state device details, etc., to achieve the effect of enhancing the overall heat dissipation effect and increasing the overall stability of the fan-out wafer level packag

Active Publication Date: 2016-03-03
MARLIN SEMICON LTD
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The solution effectively improves heat dissipation and structural stability, reducing the likelihood of delamination and enhancing the overall performance of the fan-out wafer level package.

Problems solved by technology

However, there are still some issues, such as heat dissipation and structural delamination; therefore, there is always a continuing need to provide an improved FOWLP with reliable performances.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fan-out wafer level package
  • Fan-out wafer level package
  • Fan-out wafer level package

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015]According to the embodiments of the present disclosure, in the fan-out wafer level package, the conductive heat spreader is formed on the first fan-out structure, which is advantageous to enhancing the overall heat dissipation effects, and hence the overall stability of the fan-out wafer level package is increased. The identical or similar elements of the embodiments are designated with the same reference numerals. It is to be noted that the drawings are simplified for clearly describing the embodiments, and the details of the structures of the embodiments are for exemplification only, not for limiting the scope of protection of the disclosure. Ones having ordinary skills in the art may modify or change the structures according to the embodiments of the present disclosure.

[0016]FIG. 1 is a schematic view of a fan-out wafer level package 10 according to an embodiment of the present disclosure. The fan-out wafer level package 10 includes a semiconductor element 100, a molding co...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A fan-out wafer level package is provided. The fan-out wafer level package includes a semiconductor element, a molding compound, a first fan-out structure, a conductive heat spreader, and a plurality of solder balls. The semiconductor element includes a plurality of bonding pads. The molding compound covers the semiconductor element. The first fan-out structure is formed on the semiconductor element, wherein the first fan-out structure has a plurality of fan-out contacts electrically connected to the bonding pads. The conductive heat spreader is formed on the first fan-out structure, wherein the conductive heat spreader has a plurality of through holes filled with a conductive material. The solder balls are formed on the conductive heat spreader, wherein the solder balls are electrically connected to the first fan-out structure via the through holes filled with the conductive material.

Description

[0001]This application claims the benefit of People's Republic of China Application Serial No. 201410430514.0, filed Aug. 28, 2014, the subject matter of which is incorporated herein by reference.BACKGROUND[0002]1. Technical Field[0003]The disclosure relates in general to a fan-out wafer level package, and more particularly to a fan-out wafer level package having excellent heat dissipation effects.[0004]2. Description of the Related Art[0005]Recently, fan-out wafer level packages (FOWLP) have been popularly applied in making semiconductor chips due to the high performance and low cost requirements provided therefrom. For example, 28 nm node wafers have utilized FOWLP technology as a solution for mobile products.[0006]However, there are still some issues, such as heat dissipation and structural delamination; therefore, there is always a continuing need to provide an improved FOWLP with reliable performances.SUMMARY OF THE INVENTION[0007]The disclosure is directed to a fan-out wafer l...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & AuthorityApplications(United States)
IPC IPC(8): H01L23/34H01L23/00H01L23/522
CPCH01L23/34H01L2924/014H01L24/14H01L23/522H01L2023/4043H01L2023/4062H01L2023/405H01L2023/4037H01L23/5389H01L23/36H01L23/3677H01L23/49816H01L23/5385H01L24/19H01L2224/12105H01L24/20H01L2224/131H01L25/105H01L2224/04105H01L2225/1035H01L2225/1058H01L2225/1094H01L2924/19041H01L2924/19042H01L2924/19043
InventorLIN, CHU-FUKUO, CHIEN-LICHEN, KUO-MING
OwnerMARLIN SEMICON LTD