Array-based architecture for molecular electronics

Abstract

An architecture for nanoscale electronics is disclosed. The architecture comprises arrays of crossed nanoscale wires having selectively programmable crosspoints. Nanoscale wires of one array are shared by other arrays, thus providing signal propagation between the arrays. Nanoscale signal restoration elements are also provided, allowing an output of a first array to be used as an input to a second array. Signal restoration occurs without routing of the signal to non-nanoscale wires.

Description

CROSS REFERENCE TO RELATED APPLICATIONS[0001]This application claims the benefit of U.S. provisional Patent Application Ser. No. 60 / 349,561, filed Jan. 18, 2002 for a “Regular architecture for bootstrapping and operation of a universal, molecular-scale computing array” by Andre DeHon and Charles Lieber, the disclosure of which is incorporated herein by reference.STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT[0002]The present invention was made with support from the United States Government under Grant number N00014-01-0651 awarded by the Office of Naval Research of the Department of the Navy. The United States Government has certain rights in the invention.BACKGROUND OF THE INVENTION[0003]1. Field of the Invention[0004]The present invention relates to the field of sublithographic fabrication of electronic circuits, in particular molecular electronics. More specifically, an array-based architecture is disclosed using a collection of techniques where small feature siz...

AI Technical Summary

Benefits of technology

[0024]A further advantage of the present invention is that the architecture disclosed herein can provide universal logic functionality. The architecture allows a sufficient set of capabilities for performing logic, restoration, routing, and bootstrap programming using only large, crossed wire arrays.

Problems solved by technology

However, the architecture disclosed in Goldstein is restricted to the use of two-terminal devices only and does not teach how nanoBlocks are customized.

It is still not known how to connect together large numbers of these nanoscale or sublithographic devices to create arbitrary logic functions.

Additionally, it is still not known how to arrange for arbitrary connection of (cascading of) logic circuits at the nanoscale level without need for returning to a micro-scale level for signal restoration.

It is also not known how to exploit the limited assembly techniques now possible to build arbitrary logic functions.

It is also not known which logic structures are efficient when dealing with the cost constraints imposed by these fabrication techniques.

Images