Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Level shifter

A mover and level technology, applied in the field of microelectronics, can solve the problems of slow processing speed and high power consumption, and achieve the effect of increasing processing speed, reducing power consumption, and increasing conversion speed

Inactive Publication Date: 2007-10-03
VIMICRO CORP
View PDF0 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The present invention provides a level shifter, which is used to solve the problems of slow processing speed and high power consumption during conversion of the level shifter in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Level shifter
  • Level shifter
  • Level shifter

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] In order to solve the problems of slow processing speed and high power consumption during conversion in the level shifter in the prior art, in the embodiment of the present invention, in the two groups of circuits of the level shifter, the current limiting circuit in each group of circuits is The gate of the MOS transistor is connected to the drain to realize a high-speed, low-power level shifter.

[0026] The level shifter in the embodiment of the present invention includes first and second groups of circuits; wherein, each group of circuits includes a switch circuit and two MOS transistors;

[0027] In each group of circuits, the gate of the first MOS transistor is connected to the drain, and the source is connected to the drain of the second MOS transistor; the source of the second MOS transistor is connected to the second power supply; the second MOS transistor in each group of circuits The gate of the gate is connected to the drain of the first MOS transistor in an...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A level shifter consists of the first set and the second set of circuits. It is featured as forming each set of circuit by a switch circuit and two MOS tubes, connecting source electrode of the second MOS tube to the second power supply, controlling on-off of switch circuit by input signal based on the first power supply and outputting an output signal based on the second power supply by the first MOS tube in the first set circuit after drain electrode of said first MOS tube is phase-inversed.

Description

technical field [0001] The invention relates to the technical field of microelectronics, in particular to a level shifter. Background technique [0002] The common CMOS level shifter has the characteristics of fast speed and small area, and is often used in digital-analog hybrid circuits. Generally, as shown in Figure 1, its components include: high-threshold MOS transistors M1~M4, and low-threshold Inverters 1-2 composed of MOS transistors, and inverter 3 composed of high-threshold MOS transistors. The function of the level shifter is to convert the input signal A whose logic level is VDD-0 into the output signal Y whose logic level is HVDD-0, wherein HVDD is greater than VDD. [0003] In Figure 1, assume the initial state: the input signal A is logic 0, M1 is turned off, M2 is turned on, the voltage of the N1 node is HVDD level, the voltage of the N2 node is 0 level, M3 is turned on, and M4 is turned off. When the input signal A changes from logic 0 to logic 1, the gate ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03K19/0185H03K3/356
Inventor 温婷婷
Owner VIMICRO CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products