Large scale integrated circuit test data and method for testing power consumption cooperate optimization

Abstract

The invention relates to a method collaborating and optimizing the test data and the power consumption of testing large scale integrated circuits. The method relates to the technical field of the large scale integrated circuits and is proposed to resolve the problem that in the prior art of SOC test, no method is available to effectively reduce the test data and the power consumption of test at the same time. The method has the following steps: the compatibility of scanning units of the circuit is analyzed and accordingly the scanning units are classified into three categories; each category of scanning units are connected respectively, and a scanning chain with copying mechanism is built; a set of test vector is adjusted according to the new scanning chain structure; the test set is compressed by the method based on the compression of repeated data and a compressed test set TE is acquired. When in the testing process, the compressed data is fully recovered by a decompression circuit to be tested. The invention discloses a design method for the testability of integrated circuits, and reduces the power consumption of circuits in the testing process, thus ensuring the reliability and testability; furthermore, the invention can effectively reduce the quantity of test data, shorten the test process, and lessen the number of ATE channels.

Description

technical field [0001] The present invention relates to the technical field of large-scale integrated circuits. Background technique [0002] With the rapid development of integrated circuit technology, the integration level of integrated circuits is getting higher and higher, and the functions are becoming more and more complex. Especially with the emergence of system-on-chip (SOC), integrated circuit testing is facing more and more challenges. [0003] On the one hand, these difficulties are reflected in that with the increase of the complexity of integrated circuits, the amount of data required for integrated circuit testing is increasing. For example, in the Loongson-2 chip, about 2G bits of test data are required to complete a complete test. If multiple digital cores are integrated in the chip, the test data will be even larger. The storage space problem brought about by the sharp increase in the amount of test data and the need for multiple test channels will undoubte...

AI Technical Summary

Problems solved by technology

[0007] The purpose of the present invention is to solve the problem that most of the existing system-on-chip SOC testing technologies focus on compressing test data or reducing test power consumption as a single research direction, and have not been able to effectively combine the reduction of test data volume with the reduction of test power consumption. However, there are problems hindering the rapid development of SOC test technology, and a method for co-optimization of large-scale integrated circuit test data and test power consumption is provided.

Images