Multiplication digital-analog conversion circuit adopting two-phase disproportion clock scheme and application thereof
A digital-to-analog conversion and analog-to-digital converter technology, which is applied in the field of low-power pipeline analog-to-digital converters, can solve the problems of large margin, waste of power consumption for establishing phases, and low requirements for establishing accuracy, so as to reduce requirements, Effect of reducing power consumption and balancing build requirements
Active Publication Date: 2008-10-29
中科芯未来微电子科技成都有限公司
View PDF0 Cites 4 Cited by
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
In the operational amplifier sharing circuit, the two-stage MDAC circuit uses the same operational amplifier. Since the feedback capacitance and load capacitance of the first-stage MDAC are large, the shared operational amplifier must meet the establishment of the first-stage MDAC. In this way, in the When the second-level MDAC is established, the margin for the establishment of the op amp is relatively large, and the second-level has lower requirements for the establishment accuracy than the first-level. Figure 4 In the clock scheme shown, since the time of the two phases is basically equal, there will be a certain waste of power consumption in the establishment phase of the second stage
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View moreImage
Smart Image Click on the blue labels to locate them in the text.
Smart ImageViewing Examples
Examples
Experimental program
Comparison scheme
Effect test
Embodiment Construction
[0038] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be described in further detail below in conjunction with specific embodiments and with reference to the accompanying drawings.
[0039] Such as Figure 5 as shown, Figure 5 A schematic structural diagram of an operational amplifier sharing MDAC circuit for a two-phase unbalanced clock scheme provided by the present invention. The operational amplifier shared MDAC includes a first-stage MDAC circuit and a second-stage MDAC circuit. Wherein, the first-stage MDAC circuit is used for performing residual amplification on the differential signals in1 and in2 received from the outside, and outputting the obtained differential signals out1_1 and out2_1 to the second-stage MDAC. The second-stage MDAC circuit is used to perform residual amplification on the differential signals out1_1 and out2_1 received from the first-stage MDAC, and output the obtained ...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More PUM
Login to View More Abstract
The invention relates to the technical field of digital signal processing and discloses a multiplication digital-analog conversion circuit shared by operational amplifiers which adopt a two-phase unbalance clock proposal. The multiplication digital-analog conversion circuit comprises a first-stage MDAC (multiplication digital-analog conversion) circuit and a second-stage MDAC circuit which adopt the same effective digits and redundant digits; the sampling capacitance and the feedback capacitance in the second-stage MDAC circuit are lower than the sampling capacitance and the feedback capacitance in the first-stage MDAC circuit while the residual amplification phase time in the first-stage MDAC circuit is longer than that of the second-stage MDAC circuit. The invention also discloses a pipeline analog-to-digital converter (ADC) which utilizes an MDAC circuit shared by the operational amplifiers which adopt the two-phase unbalance clock proposal. By utilizing invention, the power consumption of the operational amplifier on each phase is fully utilized and the waste of the power consumption is reduced.
Description
technical field [0001] The present invention relates to the technical field of digital signal processing, and in particular to a multiplication digital to analog conversion circuit (Multiplying Digital to Analog Circuit, MDAC) which adopts a two-phase unbalanced clock scheme shared by op amps, and a pipeline module with low power consumption using the MDAC circuit. Digital Converter (Analog to Digital Circuit, ADC). Background technique [0002] At present, with the wide application of digital signal processing technology in the field of communication, the demand for medium-precision, high-speed analog-to-digital converters in high-speed modems, broadband wired and wireless communication systems is increasing. Among ADCs of various structures, the pipeline ADC is widely used because of its unique trade-off advantages in terms of speed, power consumption and area. [0003] Such as figure 1 as shown, figure 1 It is a structural schematic diagram of a traditional pipeline AD...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More Application Information
Patent Timeline
Login to View More IPC IPC(8): H03M1/66
Inventor 郑晓燕周玉梅
Owner 中科芯未来微电子科技成都有限公司