Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Table-look-up type data weighting balance circuit and dynamic component matching method

A technology of averaging circuits and weights, applied in digital-to-analog converters, delta modulation, etc., to solve problems such as large capacitance values ​​and infeasibility

Active Publication Date: 2009-07-01
REALTEK SEMICON CORP
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

To achieve high linearity, the capacitance C of each digital-to-analog conversion unit S The mismatch (mismatch) between must be extremely low, but this usually requires extremely large capacitance values, which is not feasible in practice

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Table-look-up type data weighting balance circuit and dynamic component matching method
  • Table-look-up type data weighting balance circuit and dynamic component matching method
  • Table-look-up type data weighting balance circuit and dynamic component matching method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0016] The present invention pre-stores all possible outputs of a data weight averaging circuit of a specific order and a specific bit width in a built-in truth table, and the table lookup unit 110 or the table lookup logic circuit 210 only needs to input two sets of Data to query the truth table and select the corresponding output. The present invention does not need to convert between thermometer codes and binary codes, nor does it require the operation of an adder, so not only can the speed be greatly improved, but at the same time, the operation delay will not be affected by the order of the data weight averaging circuit and the input data. affected by different bit widths.

[0017] For convenience, the following is from Figure 1 to Figure 3 , the back-end circuit of the table look-up type data weight averaging circuit of the present invention is a 3-bit (N=3) digital-to-analog converter with 7 digital-to-analog conversion units. Please note that the present invention is...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a data weighted averaging circuit, which comprises a table lookup unit and a storage unit. By adopting the mode of the table lookup, the operating speed can be largely increased and the operating delay can't be affected by the degree of the data weighted averaging circuit and the different bit widths of input data.

Description

technical field [0001] The present invention relates to a look-up table type dataweighted average circuit (DWA), which is used in sigma-delta modulator (sigma-deltamodulator) and digital analog converter (digital analog converter), etc. The data conversion system (dataconversion system). Background technique [0002] Generally speaking, to increase the resolution of the sigma-delta modulator, that is, to reduce the quantized noise within the signal bandwidth, there are three commonly used methods: first, increase the oversampling rate (over -sampling ratio, OSR); Second, increase the order of the sigma-delta modulator; Third, increase the resolution of the quantizer, that is, increase the number of bits. Different from the first and second methods, the third method is to directly reduce the overall quantization noise to achieve higher resolution. Using a multi-bit (multi-bit) architecture, the quantizer only needs to have the linearity of the number of bits. The degree is ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03M3/02H03M1/66
Inventor 刘长舜杜益昌王文祺
Owner REALTEK SEMICON CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products