Zero input bias current, auto-zeroed buffer for a sample and hold circuit
A technology of automatic zero adjustment and buffer, applied in the direction of DC coupled DC amplifier, electrical analog memory, electrical signal transmission system, etc., can solve problems such as current error
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0014] figure 1 It is a fully differential circuit embodiment of the present invention. Note that the invention applies to single-ended configurations, eg only to BUFAs and single-input sample-and-hold modules (not shown). Sample and hold block 2 has differential inputs, one from BUFA and the other from BUFB. BUFA and BUFB are the same circuits that buffer Vin1 and Vin2 respectively.
[0015] as the picture shows, figure 1 Unity gain amplifiers 22 and 23 are included, Vin1 and Vin2 are respectively connected to their inputs, and these unity gain amplifiers output V'in1 and V'in2. These unity-gain amplifiers should exhibit 50mV or less of offset voltage to keep input bias current small.
[0016] Such as figure 1 Vin1 and Vin2 are shown to provide the same information for differential amplifiers 4 and 6, respectively, where a substantial amount of offset of amplifiers 4 and 6 is compensated.
[0017] P1 and P2 are switches, usually MOSFET transistors, which couple Vin1 and...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 